Bibliography

[Agar90] A. Agarwal, B.-H. Lim, D. Kranz, and J. Kubiatowicz, ‘‘APRIL: A Processor Architecture for Multiprocessing,’’ *Proceedings of the 17th Annual International Symposium on Computer Architecture*, pp. 104-114 (May 1990).

[Agar91] A. Agarwal, ‘‘Limits on Interconnection Network Performance,’’ *IEEE Transactions on Parallel and Distributed Systems* **2**(4) pp. 398-412 (October 1991).

[Ahma89] H. Ahmadi and W. E. Denzel, ‘‘Survey of modern high-performance switching techniques,’’ *IEEE Journal on Selected Areas in Communications* **7**(7) pp. 1090-1103 (Sept. 1989).

[Bert87] D. Bertsekas and R. Gallager, *Data Networks*, Prentice Hall (1987).

[Cerf74] V. G. Cerf and R. E. Kahn, ‘‘A protocol for packet network interconnection,’’ *IEEE Transactions on Communications* **COM-22**(5) pp. 637-648 (May 1974).

[Cher89] D. R. Cheriton and C. L. Williamson, ‘‘VMTP as the transport layer for a high-performance distributed system,’’ *IEEE Comunications Magazine* **27**(6) pp. 44-47 (June 1989).

[Clar88] D. D. Clark, M. L. Lambert, and L. Zhang, ‘‘NETBLT: A high throughput transport protocol,’’ *Proceedings of ACM SIGCOM ’88*, pp. 353-359 (1988).

[Crow85] W. Crowther, J. Goodhue, R. Gurwitz, R. Rettberg, and R. Thomas,

‘‘The Butterfly Parallel Processor,’’ *IEEE Computer Architecture Newsletter*, pp. 18-45 (September/December 1985).

[Dall90a] W. Dally, ‘‘Network and Processor Architecture for Message-Driven Computers,’’ pp. 140-222 in *VLSI and Parallel Computation*, ed. Robert Suaya and Graham Birtwistle, Morgan Kaufmann Publishers, Inc. (1990).

[Dall86] W. J. Dally and C. L. Seitz, ‘‘The Torus Routing Chip,’’ *Distributed Computing* **1**(4) pp. 187-196 (October 1986).

[Dall87a] W. J. Dally and C. L. Seitz, ‘‘Deadlock-Free Message Routing in Multiprocessor Interconnection Networks,’’ *IEEE Transactions on Computers* **C-36**(5) pp. 547-553 (May 1987).

[Dall87b] W. J. Dally, L. Chao, A. Chien, S. Hassoun, W. Horwat, J. Kaplan, P. Song, B. Totty, and S. Wills, ‘‘Architecture of a Message-Driven Processor,’’ *14th Annual Symposium on Computer Architecture*, pp. 189-196 (June 1987).

[Dall88] W. J. Dally, *The J-Machine: System Support for Actors*, MIT (September 1988).

[Dall90b] W. J. Dally, ‘‘Performance Analysis of *k*-ary *n*-cube Interconnection Networks,’’ *IEEE Transactions on Computers* **C-39**(6) pp. 775-785 (June 1990).

[Dall91] W. J. Dally, ‘‘Express cubes: improving the performance of *k*-ary *n*-cube interconnection networks,’’ *IEEE Transactions on Computers* **40**(9) pp. 1016-1023 (Sept. 1991).

[Davi72] D. W. Davies, ‘‘The control of congestion in packet-switching networks,’’ *IEEE Transactions on Communications* **COM-20**(3) pp. 546-550 (June 1972).

[Davi92] A. Davis, ‘‘Mayfly: A Scaleable, Parallel Processing System,’’ *List and Symbolic Computation* **5**(1/2) pp. 7-47 (May 1992).

[Dias81] D. M. Dias and J. R. Jump, ‘‘Packet Switching Interconnection Networks for Modular Systems,’’ *Computer* **14**(12) pp. 43-53 (December 1981).

[Dias89] D. M. Dias and M. Kumar, ‘‘Preventing Congestion in Multistage Networks in the Presence of Hotspots,’’ *Proceedings of the 1989 International Conference on Parallel Processing*, pp. I.9-I.13 (August, 1989).

[Fraz89] G. L. Frazier and Y. Tamir, ‘‘The Design and Implementation of a Multi-Queue Buffer for VLSI Communication Switches,’’ *International Conference on Computer Design*, pp. 466-471 (October, 1989).

[Fuji83] R. M. Fujimoto, ‘‘VLSI Communication Components for Multicomputer Networks,’’ CS Division Report No. UCB/CSD 83/136, University of California, Berkeley, CA (1983).

[Gerl80] M. Gerla and L. Kleinrock, ‘‘Flow Control: A Comparative Survey,’’ *IEEE Transactions on Communications* **COM-28**(4) pp. 553-574 (April 1980).

[Gott83] A. Gottlieb, R. Grishman, C. Kruskal, K. McAuliffe, L. Rudolph,

and M. Snir, ‘‘The NYU Ultracomputer - Designing an MIMD Shared Memory Parallel Computer,’’ *IEEE Transactions on Computers* **C-32**(2) pp. 175-189 (February 1983).

[Inte89] Intel Corporation, *82596 User’s Manual*. 1989.

[Irla78] M. I. Irland, ‘‘Buffer Management in a Packet Switch,’’ *IEEE Transactions on Communications* **COM-26**(3) pp. 328-337 (March 1978).

[Kalm90] C. R. Kalmanek, H. Kanakia, and S. Keshav, ‘‘Rate controlled servers for very high speed networks,’’ *Proceedings of GLOBECOM ’90* **1** pp. 300.3.1-300.3.9 (1990).

[Karo86] M. J. Karol, M. G. Hluchyj, and S. P. Morgan, ‘‘Input vs. Output Queueing on a Space-Division Packet Switch,’’ *IEEE Global Telecommunications Conference*, pp. 659-665 (December 1986).

[Karo87] M. J. Karol, M. G. Hluchyj, and S. P. Morgan, ‘‘Input vs. Output Queueing on a Space-Division Packet Switch,’’ *IEEE Transactions on Communication* **COM-35** pp. 1347-1356 (December 1987).

[Kerm79] P. Kermani and L. Kleinrock, ‘‘Virtual Cut Through: A New Computer Communication Switching Technique,’’ *Computer Networks* **3**(4) pp. 267-286 (September 1979).

[Kerm80] P. Kermani and L. Kleinrock, ‘‘Dynamic Flow Control in Store-and-Forward Computer Networks,’’ *IEEE Transactions on Communications* **COM-28**(2) pp. 263-270 (February 1980).

[Klei80] L. Kleinrock and P. Kermani, ‘‘Static Flow Control in Store-and-

Forward Computer Networks,'' *IEEE Transactions on Communications* **COM-28**(2) pp. 271-278 (February 1980).

[Knig89] T. F. Knight, ''Technologies for Low Latency Interconnection Switches,'' *Proceedings of the 1989 ACM Symposium on Parallel Algorithms and Architectures*, pp. 351-358 (June, 1989).

[Kuma84] M. Kumar and J. R. Jump, ''Performance Enhancement in Buffered Delta Networks Using Crossbar Switches and Multiple Links,'' *Journal of Parallel and Distributed Computing* **1**(1) pp. 81-103 (August, 1984).

[Kuma86] M. Kumar and G. F.Pfister, ''The Onset of Hot Spot Contention,'' *Proceedings of the 1986 International Conference on Parallel Processing*, pp. 28-34 (August, 1986).

[Kuri89] L. Kurisaki and T. Lang, ''Multistage Networks Including Traffic with Real-Time Constraints,'' *Proceedings of the 1989 International Conference on Parallel Processing*, pp. I.19-I.22 (August, 1989).

[Lang88] T. Lang and L. Kurisaki, ''Nonuniform Traffic Spots (NUTS) in Multistage Interconnection Networks,'' Computer Science Technical Report CSD-880001, University of California, Los Angeles, CA (January 1988).

[Lawr75] D. H. Lawrie, ''Access and Alignment of Data in an Array Processor,'' *IEEE Transactions on Computers* **C-24**(12) pp. 1145-1155 (December 1975).

[Lee86] G. Lee and C. P. Kruskal, and D. J. Kuck, ‘‘The Effectiveness of Combining in Shared Memory Parallel Computers in the Presence of ‘Hot Spots’,’’ *Proceedings of the 1986 International Conference on Parallel Processing*, pp. 35-41 (August, 1986).

[Leis92] C. e. Leiserson, Z. S. Abuhamdeh, D. C. Douglas, C. R. Feynman, M. N. Ganmukhi, J. V. Hill, W. D. Hillis, B. c. Kuszmaul, M. A. S. Pierre, D. S. Wells, M. C. Wong, S.-W. Yang, and R. Zak, ‘‘The Network Architecture of the Connection Machine CM-5,’’ TMC Technical Report, Thinking Machines Corporation, Cambridge, MA (July 1992).

[Leno92] D. Lenoski, J. Laudon, K. Gharachorloo, and W.-D. Weber et al., ‘‘The Stanford DASH Multiprocessor,’’ *Computer* **25**(3) pp. 63-79 (March 1992).

[Lill91] S. L. Lillevik, ‘‘The Touchstone 30 Gigaflop DELTA Prototype,’’ *The Sixth Distributed Memory Computing Conference*, pp. 671-677 (April, 1991).

[Lutz84] C. Lutz, S. Rabin, C. Seitz, and D. Speck, ‘‘Design of the Mosaic Element,’’ *Proceedings of the MIT Conference on Advanced Research in VLSI*, pp. 1-10 (January 1984).

[McMi86a] McMillen et al., ‘‘Packet Switched Multiport Memory NxM Switch Node and Processing Method,’’ *United States Patent 4,630,258*, (December 16, 1986).

[McMi80] R. J. McMillen and H. J. Siegel, ‘‘The Hybrid Cube Network,’’ *Distributed Data Acquisition, Computing, and Control Symposium*,

pp. 11-22 (December 1980).

[McMi86b] R. J. McMillen, ‘‘Packet Switched Multiple Queue NxM Switch Node and Processing Method,’’ *United States Patent 4,623,996*, (November 18, 1986).

[Mukh86] U. Mukherji, ‘‘A schedule-based approach for flow-control in data communication networks,’’ *Ph.D. thesis, MIT*, (February 1986).

[Ngai89] J. Y. Ngai, ‘‘A Framework for Adaptive Routing in Multicomputer Networks,’’ Caltech-CS-TR-89-09, Computer Science Department, California Institue of Technology (1989).

[Nikh92] R. S. Nikhil and G. M. Papadopoulos, and Arvind, ‘‘*T: A Multithreaded Massively Parallel Architecture,’’ *Proceedings of the 19th Annual International Symposium on Computer Architecture*, pp. 156-167 (May 1992).

[Oed] W. Oed, ‘‘The Cray Research Massively Parallel Processor System CRAY T3D,’’ Cray Research Technical Report ().

[Pfis85a] G. F. Pfister and V. A. Norton, ‘‘‘Hot Spot’ Contention and Combining in Multistage Interconnection Networks,’’ *IEEE Transactions on Computers* **C-34**(10) pp. 943-948 (October 1985).

[Pfis85b] G. F. Pfister, W. C. Brantley, D. A. George, S. L. Harvey, W. J. Kleinfelder, K. P. McAuliffe, E. A. Melton, V. A. Norton, and J. Weiss, ‘‘The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture,’’ *1985 International Conference on Parallel Processing*, pp. 764-771 (August 1985).

[Rama91] G. Ramamurthy and R. S. Dighe, ‘‘Distributed source control: a network access control for integrated broadband packet networks,’’ *IEEE Journal on Selected Areas on Communications* **9**(7) pp. 990-1002 (September 1991).

[Rath89] E. P. Rathgeb, ‘‘Comparison of policing mechanisms for ATM networks,’’ *Proceedings of the 3rd RACE Workshop*, (Oct. 1989).

[Reed87] D. A. Reed and R. M. Fujimoto, *Multicomputer Networks: Message-Based Parallel Processing*, The MIT Press (1987).

[Reis83] M. Reiser, ‘‘Queueing and delay analysis of a buffer pool with resume level,’’ *9th International Symposium on Computer Performance Modelling, Measurement, and Evaluation*, (May 1983).

[Rett90] R. D. Rettberg, W. R. Crowther, P. P. Carvey, and R. S. Tomlinson, ‘‘The Monarch Parallel Processor Hardware Design,’’ *IEEE Computer* **23**(4) pp. 18-30 (April 1990).

[Rimo87] Y. Rimoni, I. Zisman, R. Ginosar, and U. Weiser, ‘‘Communication Element for the Versatile MultiComputer,’’ *15th IEEE Conference in Israel*, (April 1987).

[Scot90] S. L. Scott and G. S. Sohi, ‘‘The Use of Feedback in Multiprocessors and Its Application to Tree Saturation Control,’’ *IEEE Transactions on Parallel and Distributed Systems* **1**(4) pp. 385-398 (October 1990).

[Scot94] S. L. Scott and J. R. Goodman, ‘‘The impact of pipelined channels

on *k*-ary *n*-cube networks.,'' *IEEE Transactions on Parallel and Distributed Systems* **5**(1) pp. 2-16 (January 1994).

[Seit85] C. L. Seitz, ''The Cosmic Cube,'' *Communications of the ACM* **28**(1) pp. 22-33 (January 1985).

[Stev86] K. S. Stevens, S. V. Robinson, and A. L. Davis, ''The Post Office - Communication Support for Distributed Ensemble Architectures,'' *The 6th International Conference on Distributed Computing Systems*, pp. 160-166 (May 1986).

[Ston87] H. S. Stone, ''High-Performance Computer Architecture,'' *Addison-Wesley Publishing Company*, (1987).

[Stun94] C. B. Stunkel, D. G. Shea, B. Abali, M. M. Denneau, P. H. Hochschild, D. J. Joseph, B. J. Nathanson, M. Tsao, and P. R. Varker, ''Architecture and Implementation of Vulcan,'' *Proceedings of the 8th International Parallel Processing Symposium*, pp. 268-274 (April 1994).

[Swop86] S. M. Swope and R. M. Fujimoto, ''Simon II Kernel Reference Manual,'' Technical Report UUCS 86-001, University of Utah, Salt Lake City, UT (March 1986).

[Tami88a] Y. Tamir and J. C. Cho, ''Design and Implementation of High-Speed Asynchronous Communication Ports for VLSI Multicomputer Nodes,'' *International Symposium on Circuits and Systems*, pp. 805-809 (June 1988).

[Tami88b] Y. Tamir and G. L. Frazier, ''High-Performance Multi-Queue

Buffers for VLSI Communication Switches,'' *15th Annual International Symposium on Computer Architecture*, pp. 343-354 (May 1988).

[Tami88c] Y. Tamir and G. L. Frazier, ''Support for High-Priority Traffic in VLSI Communication Switches,'' *9th Real-Time Systems Symposium*, pp. 191-200 (December 1988).

[Tami92a] Y. Tamir and G. L. Frazier, ''Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches,'' *IEEE Transactions on Computers* **41**(6) pp. 725-737 (June 1992).

[Tami92b] Y. Tamir and G. L. Frazier, ''Hardware Support for High-Priority Traffic in VLSI Communication Switches,'' *Journal of Parallel and Distributed Computing* **14**(4) pp. 402-416 (April 1992).

[Tami93] Y. Tamir and H.-C. Chi, ''Symmetric Crossbar Arbiters for VLSI Communication Switches,'' *IEEE Transactions on Parallel and Distributed Systems* **4**(1) pp. 13-27 (January 1993).

[Turn86] J. Turner, ''New directions in communications,'' *IEEE Communications Magazine* **24**(10) pp. 8-15 (Oct. 1986).

[Whit85] C. Whitby-Strevens, ''The Transputer,'' *12th Annual Symposium on Computer Architecture*, pp. 292-300 (June 1985).

[Yew86] P.-C. Yew, N.-F. Tzeng, and D. H. Lawrie, ''Distributing Hot-Spot Addressing in Large-Scale Multiprocessors,'' *Proceedings of the 1986 International Conference on Parallel Processing*, pp. 28-34 (August, 1986).

[Yoon90] H. Yoon, K. Y. Lee, and M. T. Liu, ‘‘Performance Analysis of Multibuffered Packet-Switching Networks in Multiprocessor Systems,’’ *IEEE Transactions on Computers* **39**(3) pp. 319-327 (March 1990).

[Yum83] T. P. Yum and H.-M. Yen, ‘‘Design algorithm for a hysteresis buffer congestion control strategy,’’ *IEEE International Conference on Communications*, pp. 499-503 (June 1983).

[Zhan91] L. Zhang, ‘‘VirtualClock: a new traffic control algorithm for packet-switched networks,’’ *ACM Transactions on Computer Systems* **9**(2) pp. 101-24 (May 1991).