Computer Science Department Technical Report University of California Los Angeles, CA 90024-1596

ANALYSIS OF TREES OF TRANSMISSION LINES

D. Zhou

S. Su

F. Tsui

D. S. Gao

J. Cong

March 1992

CSD-920010

Analysis of Trees of Transmission Lines

D. Zhou, S. Su and F. Tsui Department of Electrical Engineering The University of North Carolina at Charlotte Charlotte, NC 28223

> D. S. Gao Sun Microsystems, Inc. 2550 Garcia Avenue Mountain View, CA 94043-1100

J. S. Cong
Department of Computer Science
The University of California at Los Angeles
Los Angeles, CA 90024

Abstract

The limiting factor for high performance systems is being set by interconnection delay rather than transistor switching speed. The advances in circuits speed and density are placing increasing demands on the performance of interconnects, for example chip-to-chip interconnection on multi-chip modules. To address this extremely important and timely research area, we analyze in this paper the circuit property of a generic distributed RLC-tree which models interconnections in high-speed IC chips. The presented result can be used to calculate the waveform and delay in an RLC-tree. The result on the RLC-tree is then extended to the case of a tree consisting of transmission lines. Based on an analytical approach a two-pole circuit approximation is presented to provide a closed form solution. The approximation reveals the relationship between circuit performance and the design parameters which is essential to IC layout designs. A simplified formula is derived to evaluate the performance of VLSI layout.

1 Introduction

Interconnection design has been a major concern in the design of high-speed systems. The state-of-the-art IC chips are designed to operate at multi-giga hertz clock rate. In this speed range the traditional lumped – RC model can no long provide sufficient modeling information about interconnections. Instead, the effect of inductance must be considered, and, in general, a distributive or transmission line model need to be used. Research on the evaluation of interconnection performance has been active in several different levels. The most accurate and original method is to solve 3-D (or 2-D) time-variant Maxwell equations [Edw84, Rub90]. The effect of electrical and geometric parameters on the circuit performance can be investigated in great detail. For instance, the scattering of waveform at a wire bend (or a discontinuity) can be evaluated. However, due to the complexity of this approach only numerical method is feasible. A general relationship between the circuit performance and design parameters can not be explicitly established. Furthermore, a practical design tool can not be developed based on this approach because of its formidable computation time.

A less complicated approach to evaluate interconnection performance considers a 1-D problem, i.e., solves a 1-D telegraph equation [Bla69]. Even though the dimension of the problem is reduced only the ideal case, an infinite long line or ideal termination, is analytically solvable [ZPK91]. For a generic interconnection structure, for instance, several lines connected into a tree, an exact analytic solution is almost impossible to be obtained because of the irregular boundary conditions encountered in solving the telegraph equation.

The next level to attack the interconnection issue is circuit simulation, which is a typical numerical approach. This approach is based on the lumped circuit element model and is valid when the wavelength is considerably larger than the element size. Since circuit simulation is an indispensable step in IC design the research along this line focuses on developing an efficient interconnection model so that it can be easily incorporated into the existing circuit simulator, such as spice [Nag75, GYK90]. To develop a good interconnection model requires a deep understanding of the fundamental physical principles determining the interconnection performance. Unfortunately, these principles are difficult to be derived directly from the numerical simulation itself. Although a simulator in principle can simulate any circuit it has the disadvantage that a general understanding of physical meaning behind the interconnection design is shaded by the numerical calculation.

A deep understanding of the intrinsic relationship between interconnection performance and interconnect topology and parameters is the starting point for optimal interconnection designs. Such a relationship can only be thoroughly explored from an analytical approach. In this paper we first analyze a generic distributive RLC — tree circuit. We shall solve this problem analytically, and then extend the result to the case where the interconnect has a tree structure consisting of transmission lines, which is called tree-of-transmission-lines. Based on the analytic solution a lower order circuit approximation will be presented for developing a closed form solution. The approximation reveals the interplay between circuit performance and the design parameters which is essential to IC layout design [Dai91, Bak90]. A simplified formula is derived to estimate the performance of VLSI layouts. The accuracy of the presented result is further confirmed by numerical calculations.

The paper is organized as follows. In Section 2 the necessary background and the circuit formulation of interconnects in the high-speed system are introduced. In Section 3 the defined problems, RLC-tree and tree-of-transmission-lines, are analyzed analytically. In Section 4 the approximation technique is discussed and a closed form solution is presented. In Section 5 some special issues regarding the tree-of-transmission-lines are discussed in detail. In Section 6 several design examples are presented and the accuracy of the developed approximation is confirmed by the numerical simulation. Finally, in Section 7 comments are made on the obtained results and on the further research.

2 Preliminaries

Let us consider a circuit layout as illustrated in Figure 1 where gate G_0 drives six gates G_i , i=1,...6 through a net N. The interconnection (net N) has a tree structure. An accurate modeling of this interconnection calls for the consideration of transmission line effect when the circuit intends to operate at very high frequency. That is, each wire segment needs to be treat as a transmission line. Since a net is usually laid out in a tree structure we hence have a tree in which edges are transmission lines. We call it tree-of-transmission-lines. Each transmission line in the tree is described by a telegraph equation. Because the telegraph equation considers only 1-D electro-magnetical field, 2-D field effect is modeled by introducing extra capacitance at the discontinuities of interconnects, such as branching point and wire bend (Figure 2). The loading gates also introduce the capacitance or resistance at




Figure 1: An illustration of the interconnection layout in IC chips.

the nodes of the tree, depending on the technology (MOS or Bipolar device). Formally, we define

Definition 1 The topology of the tree-of-transmission-lines is a tree. Each edge of the tree is a transmission line. At each node there is a capacitor connected to the ground.

In the following we shall first solve a distributive RLC-tree circuit and then extend the result to the case of tree-of-transmission-lines by taking appropriate limitations. In order to do so we cut each edge of tree-of-transmission-lines into many small segments and model each segment by an RLC-circuit as indicated in Figure 2. The resulted circuit is a distributive RLC-tree. Taking Laplace transform on the RLC-tree we can introduce a more simple and general notation as illustrated in Figure 3, where Z_i , $i = \ldots$, represents impedance between two nodes. Notice that the impedance here can represent a much more complicated circuit than just the Laplace transform of a single resistance or capacitance. The analytical approach addressed in the following sections based on the circuit model shown in Figure 3 actually has a broader application than just the simple RLC-tree.

Let us consider the circuit voltage response v_k at an arbitrary node k. Denote the path from the root to node k by p(k). Denote the set of the nodes on p(k) by A_p and the set of the rest nodes in the tree by \overline{A}_p . The nodes in A_p and \overline{A}_p are respectively called on-path and of f-path nodes with respect to node k. Denote the path from node i to node j by p(i,j). The impedance in an edge of the tree is called edge-impedance. Denote by $Z_{p(i,j)}(s)$ the sum of the edge-impedance of the edges in p(i,j). Call $Z_{p(i,j)}(s)$ path-impedance. From a node j to ground there is an unique path without passing through the orther nodes. The impedance of this unique path is denoted by $Z_{n(j)}(s)$ and called node-impedance. Denote by $Z_{k,j}(s)$ the path-impedance of the common portion of the paths p(k) and p(j). Suppose node i is the branching point between p(k) and p(j). From the definition, $Z_{k,j}(s) = Z_{p(i)}(s)$. We illustrate the above notations and definitions in Figure 3 with k = 11, j = 6 and i = 3. We have path-impedance $Z_{11,6}(s) = Z_1 + Z_2 + Z_3$, $Z_{p(2,8)}(s) = Z_3 + Z_8$, $Z_{p(6)}(s) = Z_1 + Z_2 + Z_3 + Z_4 + Z_5 + Z_6$, and node-impedance $Z_{n(11)}(s) = Z_{23}$.




Figure 2: Tree of transmission lines




Figure 3: The distributed RCL-tree to model the tree-of-transmission-lines.

3 Analytical Theory

Let the input at the root be f(t), and its Laplace transform be F(s). Let Laplace transform of v_k be $V_j(s)$. Suppose there are total m nodes in the tree. For an arbitrary node k the voltage difference between k and the input is the summation of voltage drops along the path p(k) [RPH83]. Accordingly, we have

$$F(s) - V_k(s) = \sum_{j=1}^m Z_{k,j}(s) \frac{V_j(s)}{Z_{n(j)}(s)}, \ k = 1, ..., m.$$
 (1)

This gives a set of linear equations with $V_k(s), k = 1, ..., m$, as unknowns. We write Eq.(1) into the matrix form

$$\begin{pmatrix} a_{1,1} & a_{1,2} & \dots & a_{1,m} \\ a_{2,1} & a_{2,2} & \dots & a_{2,m} \\ & & & \dots \\ a_{m,1} & a_{m,2} & \dots & a_{k,k} \end{pmatrix} \begin{pmatrix} V_1 \\ V_2 \\ \dots \\ V_m \end{pmatrix} = \begin{pmatrix} F_1 \\ F_2 \\ \dots \\ F_m \end{pmatrix}$$
(2)

where $a_{k,j} = \frac{Z_{k,j}(s)}{Z_{n(j)}(s)}$, $k \neq j$, $a_{j,j} = \frac{Z_{j,j}(s)}{Z_{n(j)}(s)} + 1$, and $F_i = F$, i = 1, ..., m. Denote $D(s) = \det A$ and $N_k(s) = \det A_k$, where A_k is the matrix obtained by substituting vector \vec{F} into the k-th column of A. Theoretically, $V_k(s)$ can be calculated by using the following equation.

$$V_k = \frac{N_k(s)}{D(s)}, k = 1, 2, ..., m.$$
 (3)

Since the computation of $N_k(s)$ and D(s) is time consuming and, in general, only the numerical solutions are feasible, Pillage and Rohrer ([PR90]) proposed an approximation method (AWE) to calculate them. In their AWE method a high order system is first approximated by a desired lower order system, and then poles are calculated from the approximated lower order system. Notice that their method relies on the numerical techniques. The physical meaning of the solution is difficult to be explored explicitly. In the following we will approximate the calculation of system poles by exploiting the property of a linear system, and further develop an analytical closed form solution.

Let $s_k, k = 1, ..., m$, be the roots of D(s) = 0. From the linear algebra we can calculate the determinant of A by expanding it along the k-th row

$$D(s) = det A = \sum_{j=1}^{m} a_{k,j} A_{k,j},$$
(4)

where $A_{k,j} = (-1)^{k+j} det A_{k,j}$ and $det A_{k,j}$ is the determinant of an (m-1)-by-(m-1) matrix obtained by deleting the k-th row and j-th column. $A_{k,j}$ is the cofactor of $a_{k,j}$. We now present a theorem.

Theorem 1 There exists at least one pole s_k such that $A_{k,k}(s_k) \neq 0$.

Proof: Since $A_{k,k}(s)$ describes a sub-circuit obtained by deleting node k from the original circuit described by matrix A(s), there exists at least one pole s_k which distinguishes the two circuits when both circuits have a tree topology. \square

From Theorem 1 we can define

$$\theta_{k,j} = \frac{A_{k,j}(s_k)}{A_{k,k}(s_k)}. (5)$$

Eq.(4) becomes

$$D(s_k) = \left(\sum_{j=1}^m \theta_{k,j} a_{k,j}\right) A_{k,k}(s_k) = \left(1 + \sum_{j=1}^m \theta_{k,j} \frac{Z_{k,j}(s_k)}{Z_{n(j)}(s_k)}\right) A_{k,k}(s_k) = 0$$
 (6)

The fact that $A_{k,k}(s_k) \neq 0$ implies that s_k must be the solution of

$$1 + \sum_{j=1}^{m} \theta_{k,j} \frac{Z_{k,j}(s)}{Z_{n(j)}(s)} = 0$$
 (7)

There might be several $s'_k s$ depending on the order of Eq.(7). Considering the arbitrariness of the choice of row k and repeating the same operation to all rows of A(s) we obtain

$$D(s) = \prod_{k=1}^{m} \left(1 + \sum_{j=1}^{m} \theta_{k,j} \frac{Z_{k,j}(s)}{Z_{n(j)}(s)} \right).$$
 (8)

We introduce a new parameter γ_k defined as ¹

$$\gamma_k = \left(\sum_{j=1}^m \theta_{k,j} \frac{Z_{k,j}(s_k)}{Z_{n(j)}(s_k)}\right)^{-1} \left(\sum_{j=1}^m \frac{Z_{k,j}(s_k)}{Z_{n(j)}(s_k)}\right)$$
(9)

Eq.(7) becomes

$$\gamma_k + \sum_{j=1}^m \frac{Z_{k,j}(s_k)}{Z_{n(j)}(s_k)} = 0, \ k = 1, \dots, m.$$
 (10)

¹Notice that s_k is the solution of Eq.(7).

All system poles are then calculated from Eq.(10). In the rest of this paper we assume that f(t) is a step function ². Writing pole s_j in the form $s_j = -\alpha_j + i\beta_j$ and taking the reverse Laplace transformation we obtain

$$v_k(t) = V_0 - \sum_{j=1}^m Res(V_k(s_j))e^{(-\alpha_j + i\beta_j)t}, \ k = 1, ..., m,$$
(11)

where $Res(V_k(s_j))$ is the residue of $V_k(s)$ at pole s_j .

4 A Closed Form Approximation

The primary goal of this paper is to find a causal relationship between circuit response, such as the waveform at a node, and the circuit parameters. A closed form solution is hence preferred since it reveals the physical meanings of the solution. Such a closed form solution is also critical to the performance-driven layout in high-speed IC design as demonstrated later in Section 6. In the previous section we have found a general solution (Eqs.(10) and (11)) to a distributive RLC-tree circuit. Unfortunately, numeric calculation has to be used to determine those poles and the corresponding residues for any non-trivial problems. This to a certain extent shades the physical meaning of the solution.

Notice that pole s_k is obtained by separating a factor from det A(s) by expanding det A(s) along its k-th row. Since the k-th row of A(s) actually represents the relationship between node k and all the other nodes, we can "consider", for convenience, s_k as a pole associated with node k though we know that a pole is related to a system instead to a node. From Eq.(6) it is clear that the factor $\left(1 + \sum_{j=1}^m \theta_{k,j} \frac{Z_{k,j}(s_k)}{Z_{n(j)}(s_k)}\right)$ separated from det A(s) contains all the information of the relationship between node k and the rest of the circuit, since the other factor $A_{k,k}(s_k)$ doesn't contain any element connecting node k and the rest of the circuit. Therefore, the poles s_k calculated by setting this factor equal to zero (Eq.(10)) can be used as the poles of a lower order approximation. Namely, we use the poles s_k calculated from

$$\gamma_k + \sum_{j=1}^m \frac{Z_{k,j}(s_k)}{Z_{n(j)}(s_k)} = 0.$$
 (12)

to approximate the response at node k. Suppose the above equation has an order d(k) with respect to s, and $s_{k(1)}, s_{k(2)}, \ldots, s_{k(d(k))}$ are its roots. We have the following approximation

²The case of an arbitrary driving function f(t) can be discussed similarly.

for the voltage at node k

$$v_k(t) = V_0 - \sum_{j=1}^{d(k)} Res(V_k(s_{k(j)})) e^{s_{k(j)}t}.$$
 (13)

Eqs.(12) and (13) are the approximations of Eqs.(10) and (11), and specify a lower order system which is an approximation of the original one.

It remains to calculate the poles from Eq.(12) and the corresponding residues. This requires γ be calculated first ³. From the definition of γ (Eqs.(9) and (5)) its value can be calculated if the poles are known. We hence face a *chicken-and-egg* problem here. The purpose of introducing γ is to simplify the calculation of poles. Thus, we shall first calculate poles with γ as a parameter. We then determine γ by considering some special cases where the solutions of poles are known. Namely, by comparing our solution of poles with γ as a parameter to the known poles we can determine the value of γ .

The special case we use to determine γ is shown in Figure 4(a), where a uniform transmission line is connected to a driver at x=0 and to a capacitor at x=l. This is a general interconnection model for CMOS circuits. Zhou, Preparata and Kang studied the analytic solution of this problem and further suggested to use a two-pole system to approximate the original one [ZPK91]. For the considered transmission line let the resistance, inductance and capacitance of unit length be R, L, and C, respectively. The driver has output impedance R_0 . The load has impedance $\frac{1}{sC_g}$. The poles of their two-pole system are determined by the following equation with the assumption that $Cl >> C_g^{-4}$.

$$(CLl^{2} + 2LlC_{g})s^{2} + (2R_{0}Cl + RCl^{2} + 2(R_{0} + Rl)C_{g})s + (\frac{\pi}{2})^{2} = 0$$
 (14)

In order to make comparison we apply our result Eq.(12) to the single transmission line case. We uniformly cut the line into m segments and later let $m \to \infty$. The nodes are labeled as shown in Figure 4(b). We calculate the pole associated with node m locating at x = l. Since the line is uniformly cut, $Z_{n(j)}(s) = \frac{1}{sC_j} = \frac{m}{sCl}$, $Z_{m,j}(s) = R_{m,j} + sL_{m,j} = (\frac{lR}{m} + s\frac{lL}{m})j$, $Z_0(s) = R_0$ and $Z_{n(m)}(s) = \frac{1}{sC_g}$, where C_g is the gate capacitance. For the discussed circuit Eq.(12) becomes

$$\left(\frac{LCl^2}{2} + LlC_g\right)s^2 + \left(R_0Cl + \frac{RCl^2}{2} + (R_0 + Rl)C_g\right)s + \gamma_m = 0.$$
 (15)

³When context is clear we will omit the subscript of γ .

⁴This assumption can be satisfied in most practical interconnection design problems.

Comparing Eq.(15) to Eq.(14) we find $\gamma_m \simeq 1.23$. The response at the receiving end is expressed by

$$V(t) = V_0 - V_0 \left(\frac{s_2}{s_2 - s_1} e^{s_1 t} + \frac{s_1}{s_1 - s_2} e^{s_2 t} \right)$$
 (16)

where s_1 and s_2 are the solutions of Eq.(15).

We calculate numerically the waveform of the circuit shown in Figure 4(a) and the result is shown in Figure 4(c). A fair match is seen comparing our result to the simulation one. It is also seen that the RC-distributed model [RPH83] and RLC-lumped model [Bak90] can not well model the discussed problem at the concerned frequency range.


5 Tree of Transmission Lines


For a tree structure, the response differs from node to node. The response at a particular node can be calculated based on the poles associated with this node as discussed in Section 4. When calculating the response at a given node k the main difference between the single line and the tree-of-transmission-lines is the existence of off-path nodes in the later case. In the following we still use Eqs.(12) and (13) as a genera solution form and properly introduce a scale factor to reflect the influence of the off-path nodes.


Let us consider the response at an arbitrary node k. Suppose node j is an off-path node and the branching point between p(k) and p(j) is node i. The path-impedance $Z_{p(j)}$ consists of two portions: $Z_{p(i)}$ and $Z_{p(i,j)}$, respectively. Call $Z_{p(i)}$ on-path impedance, and $Z_{p(i,j)}$ offpath impedance. Denote them by $Z_{on(k,j)}$ and $Z_{off(k,j)}$, respectively. Figure 5 illustrates the above definitions. Eq.(12) can be written as

$$\gamma_k + \sum_{j \in A_p} \frac{Z_{k,j}(s)}{Z_{n(j)}(s)} + \sum_{j \in \overline{A}_p} \frac{Z_{k,j}(s)}{Z_{n(j)}(s)} = 0$$
 (17)

where A_p and \overline{A}_p are respectively the sets of on- and off-path nodes as defined in Section 2. If set \overline{A}_p is empty (no off-path nodes) the above equation describes a single transmission line which we have discussed in Section 4. The effect of branching points and off-path nodes is reflected by the last summation $\sum_{j \in \overline{A}_p} \frac{Z_{k,j}(s)}{Z_{n(j)}(s)}$. Notice that this summation originates from charging capacitors at off-path nodes. The following observations are useful for the construction of the scale factor (Figure 5).








(c) Numerical calculation of the waveform in a single transmission line

Figure 4: A single transmission line.



off-path impedance = (R2+R3+R4) + (L2+L3+L4)s




Figure 5: The effect of charging off-path node capacitors.

- 1. The off-path impedance is zero. The off-path capacitors can be treat as the lumped capacitors at the corresponding branching node. This case can be considered as a single transmission line. Equivalently, the scale factor should be one unit in this case.
- 2. The off-path impedance is of infinity. There is actually no need to consider charging the off-path node capacitors. The summation term over the off-path nodes should be scaled to zero. That is, the scale factor should be zero.
- 3. Neither of the above two cases is true. That is, the off-path impedance has a finite value. The scale factor takes the value between zero and one.


We introduce a scale factor $\frac{1}{1+Z_{off(k,j)}}$: $j \in \overline{A}_p$. We modify Eq.(17) by ⁵

$$1.23 + \sum_{j \in A} \frac{Z_{k,j}(s)}{Z_j(s)} + \sum_{j \in \overline{A}} \frac{1}{1 + Z_{off(k,j)}(s)} \frac{Z_{k,j}(s)}{Z_j(s)} = 0$$
 (18)

Therefore, the bigger the $z_{off(k,j)}$ the smaller the effect of charging off-path node j. The introduced scale factor satisfies the requirement at the two extreme situations: either the off-path impedance is zero or infinite. Eq.(18) and (13) are the approximations for the tree-of-transmission-lines. Actually, we can conservatively choose the scale factor to be one unit, which leads to an upper bound on the delay estimation since all off-path capacitors are to be charged regardless of the value of off-path impedance. Choosing the scale factor as one unit we can merge Eq.(18) into Eq.(12) and, equivalently, we are no long to distinguish the case of a single line from that of a tree-of-transmission-lines.

For the purpose of illustration we consider the tree-of-transmission-lines shown in Figure 6. In the figure two trees implement the same net N in Figure 1. We calculate the response at node 11 for both trees. For a conservative evaluation we have chosen the scale factor to be one unit. In Figure 7(a) our approximation result is plotted against the *spice* simulation for Tree 1 to show the goodness of the approximation. In Figure 7(b) the performance of two trees are evaluatated by using the obtained approximation method.

⁵We suppose that γ keeps the value determined from the single line case.






Figure 6; Two different trees to implement the same net N in Figure 1.




Figure 7: Numerical calculations at node 11 in the tree-of-transmission-lines.

6 Waveform, Delay and Design Examples

In this section we examine the waveform and delay of an interconnection circuit, and then apply the obtained result to two IC design problems. The waveform is important here because, different from the *over-damping* case, oscillations exist in the interconnection circuit as demonstrated in Figure 7. Therefore, to properly define the delay of interconnects is not a trivial problem. Actually, it is a rather difficult problem.

One of the traditional definitions of delay is defined as the time period τ in which the node voltage $v_k(t)$ stably reaches a given value or high. One choice of this given value usually is $0.9V_0$, where V_0 is the final value of $v_k(\infty)$ ⁶. The stable here means $v_k(t) \geq 0.9V_0$ as $t \geq \tau$. This definition of delay is popular when the response is over- or critical-damped. It is not clear whether this definition is still a good one when there exists oscillation. In Figure 7 we see $\tau = 27ps$ by this definition. However, the loading gate at node k(=11) may have been permanently turned on at the time $v_k(t)$ first time reaches $0.9V_0$ (t=7ps). Notice that different gates may have different threshold voltage and different circuits may have different gate turn-on and turn-off design margin. It is clear that the definition of delay depends on the specific application and the technology.

We now show two design examples. In the first example we calculate the waveform in two different trees in Figure 6 which implement the same net in Figure 1. The simulation results of delay at node 11 are shown in Figure 7. As is demonstrated, tree2 is more preferable than tree1 in terms of circuit responses. Note that tree1 is a minimum-spanning tree, but has very long tree radius. Tree2 has a slightly longer total wire length, but much smaller tree radius. It was claimed in [CKR+92] that a routing tree with small wire length and small radius is the best in terms of circuit delay. Our work confirms their claim theoretically and experimentally. An efficient algorithm to construct a routing tree with both small radius and small wire length is given in [CKR+92].

The second example illustrates how to use the obtained result to design an optimal layout [CZ92]. This time we examine two trees shown in Figure 8. The difference between these two trees is that the wire width of the wire segment between nodes 1 and 2 is 2w in tree-double and 1w in tree-even. The design of the wire width in tree-double considers the impedance match at node 2 [Bak90]. In Figure 9(a) we compare our result with the spice simulation

⁶Recall that we have assumed that a step input is applied at the root of the tree.

for tree-even. Figure 9(b) evaluates the performance difference between two tree by using the obtained approximation method. As is expected the response in tree-double is slightly faster than that in tree-even.

7 Discussion and Conclusion

We have analyzed the distributive RCL-tree circuit and extended the obtained results to the calculation of the tree-of-transmission-lines. A lower order circuit approximation has been established for developing the closed form solution. The numerical calculation has shown the validity of the approximation. The obtained results have been applied to the design of IC layouts. We make the following comments on the discussed problem for the future research.

- 1. When studying the RLC-system a one-pole circuit approximation will not be sufficient since it can not model the wave phenomenon. The wave phenomenon is essential in the transmission line analysis. Hence, the approximation circuit should be at least of order two. Our lower order circuit approximation can be considered as an extension of the result of Rubinstein et al. where they studied an RC-tree [RPH83]. In fact, by setting inductance equal to zero our result Eq.(12) will reduce to their result.
- 2. The definition of delay in a distributive RLC-circuit (or a tree-of-transmission-lines) is not clear, especially when the transmission line is poorly terminated. As mentioned in the paper this issue is technology-dependent. However, a more objective measure on the signal delay needs to be addressed. A possible solution is to check the energy passing down through the line and the energy needed to turn-on and turn-off a load transistor [GZ92].
- 3. Our result on the lower order circuit approximation to a distributive RLC-tree can be easily incorporated into VLSI layout tools since the result is in an analytical closed form. The result not only provides a means for the performance evaluation of high-speed interconnections, but also establishes the relation between the circuit response, such as delay, and the interconnection parameters, such as wire length and wire width. Further study on this issue is needed which is very important to the high-speed IC design.





Figure 8: Trees with different wire width.






Figure 9: Response at node 4 in the trees with different wire width

References

- [Bak90] H.B. Bakoglu. Circuits, Interconnections and Packaging for VLSI, chapter Transmission lines, pages 81-133. Addison-Wesley, 1990.
- [Bla69] L.V. Blake. Transmission lines and waveguides. Wiley, New York, 1969.
- [CKR⁺92] J. Cong, A. Kahng, G. Robins, M. Sarrafzadeh, and C.K. Wang. Probably good performance-driven global routing. *IEEE Trans. on Computer-Aided Design*, page to appear, 1992.
- [CZ92] J.S. Cong and D. Zhou. Performance Layout in Multichip Modules. Manuscript in preparation, 1992.
- [Dai91] W. M. Dai. Performance driven layout of thin-film substrates for multichip mudules. In *Proceedings of ISCAS'91*, volume 4, pages 2308–2311, 1991.
- [Edw84] T.C. Edwards. Foundations for Microstrip Circuit Design. Wiley, 1984.
- [GYK90] D.S. Gao, A.T. Yang, and S.M. Kang. Modeling and simulation of interconnection delays and crosstalks in high-speed integrated circuits. *IEEE Trans. on Circuits and Systems*, 37(1):1–10, 1990.
- [GZ92] D. Gao and D. Zhou. Propagation Delay in RLC Network. Submitted to EURO-DAC'92, 1992.
- [Nag75] L. W. Nagel. Spice2, A computer program to simulate semiconductor circuits. Tech. Rep. ERL-M520, University of Calif. at Berkeley, May, 1975.
- [PR90] L.T. Pillage and R.A. Rohrer. Asymptotic waveform evaluation for timing analysis. *IEEE Trans. on CAD*, 9(4):352-366, 1990.
- [RPH83] J. Rubinstein, P. Penfield, and N.A. Horowitz. Signal delay in rc tree networks. *IEEE Trans. on CAD*, CAD-2(No. 3):202-211, 1983.
- [Rub90] B.J. Rubin. An electromagnetic appoach for modeling high-performance computer package. IBM Journal of Research and Development, 34(4):585-599, 1990.
- [ZPK91] D. Zhou, F. P. Preparata, and S. M. Kang. Interconnection Delay in Very High-Speed VLSI. *IEEE Trans. on Circuits and Systems*, 38(7):779-790, 1991.