

**Computer Science Department Technical Report
University of California
Los Angeles, CA 90024-1596**

**DETAILED DESIGN SPECIFICATION: A VERY LARGE SCALE
INTEGRATION DESIGN OF AN ONLINE ALGORITHM FOR THE
COMPUTATION OF ROTATION FACTORS**

Stephen George Faris

**April 1989
CSD-890016**

TABLE OF CONTENTS

1. General Information
 - 1.1 Input/Output Formats: Summary Sheet
 - 1.2 Timing Issues: Summary Sheet
 - 1.3 Global Timing Diagram: Drawing Sheet
 - 1.4 Layout Dimensions: Summary Sheet
2. The Alignment Unit
 - 2.1 Alignment Unit: Summary Sheet
 - 2.2 Alignment Unit: Drawing Sheet
3. The Sum-of-Squares Unit
 - 3.1 Sum-of-Squares Unit: Summary Sheet
 - 3.2 Sum-of-Squares Unit: Drawing Sheet
4. The Square-Root Unit
 - 4.1 Square-Root Unit: Summary Sheet
 - 4.2 Square-Root Unit: Drawing Sheet
5. The Division Unit
 - 5.1 Division Unit: Summary Sheet
 - 5.2 Division Unit: Drawing Sheet
6. The Standard Cell Library
 - 6.1 Standard Cells: Summary Sheet
 - 6.2 Standard Cells: Drawing Sheet
 - 6.3 Flip-flop Timing Anomaly: Drawing Sheet
 - 6.4 Standard Cells: Layout Plots

7. Simulation Results Summary

7.1 Standard Cell Esim Results: Summary Sheet

7.2 Standard Cell Spice Results: Summary Sheet

7.3 Final (Chip-wide) Esim Results: Summary Sheet

7.4 Final (Chip-wide) Spice Results: Summary Sheet

• Pad Connection Diagram

	gc8	gc7	gc6	gc5	gc4	gc3	gc2	gc1	unused	READ	unused	Vdd	GND	egc3	ehs3	egc2	ehs2	egc1	ehs1	egc0	ehs0		
READ																						unused	
unused																							unused
unused																							unused
c1j																							unused
c0j																							force.align
unused																							align.in1
unused																							align.in2
unused																							align.in3
unused																							align.in4
unused																							unused
unused																							force.sos
READ																							sos.in1
c0																							sos.in2
s0																							sos.in3
unused																							unused
unused																							unused
unused																							unused
unused																							unused
unused																							unused
unused																							force.sqr
unused																							sqr.in1
s1j																							sqr.in2
s0j																							sqr.in3
unused																							ENABLE
READ																							ENABLEbar
	hs8	hs7	hs6	hs5	hs4	hs3	hs2	hs1	phi2bar	phi2	GND	Vdd	unused	unused	unused	phi1bar	phi1	GRESETbar	GRESET	unused	unused	unused	

1.2 Timing Issues (SS)


• Computation Phases


Because of the dual-phase clocking scheme used, two computation strokes are available during each beat of the "system clock", namely, the ϕ_2 - ϕ_1 and ϕ_1 - ϕ_2 strokes. Both phases occur from rise-to-rise of the clocks since all flip-flops in the standard library are level-triggered.

• Timing Anomaly

One small anomaly exists in the operation of the flip-flops of the standard library, namely, the Qbar outputs of preset-able flip-flops will stray and follow the input D (as Dbar) rather than assume their correct preset values **during the period in which the GRESET signal is high and the clock of that flip-flop is high**. The only time this is potentially dangerous, of course, is during the initial reset phase of the chip's operation when GRESET is active (see the accompanying Drawing Sheet which describes the anomaly and its point of occurrence in detail). To avoid problems, **one should not use the Qbar output of ϕ_2 -clocked flip-flops unless it can be assured that adequate time exists from the fall of ϕ_2 to the rise of ϕ_1 for any computation to take place** (at that one particular moment in the chip's operation).


1.3 Global Timing Diagram (DS)






master(-4) set	slave(-4) set	master(-3) set	slave(-3) set
	R[-4] latched		R[-3] latched
R[-5] = 0 held		R[-4] held	
z(0) held		z(1) held	
d(-4) = 1 latched		d(-3) = 1 latched	
	d(-4) = 1 held		d(-3) = 1 held
slave(-5) set	master(-4) set	slave(-4) set	master(-3) set
W[-5] latched		W[-4] latched	
s(-5) = 0 latched		s(-4) = 0 latched	
	3		4

↑
first
significant
z(i)
produced




master(-2) set	slave(-2) set	master(-1) set	slave(-1) set
R[-3] held	R[-2] latched		R[-1] latched
z(2) held		R[-2] held	
		z(3) held	
d(-2) = 1 latched		d(-1) = 1 latched	
	d(-2) = 1 held		d(-1) = 1 held
slave(-3) set	master(-2) set	slave(-2) set	master(-1) set
W[-3] latched		W[-2] latched	
s(-3) = 0 latched		s(-2) = 0 latched	
	5		6



master(0) set	slave(0) set	master(1) set	slave(1) set
	R[0] latched		R[1] latched
R[-1] held		R[0] held	
Z[4] held		Z[5] held	
		D[0]/D*[0] formed	
d(0) = 1 latched		d(1) latched	
	d(0) = 1 held		d(1) held
slave(-1) set	master(0) set	slave(0) set	master(1) set
W[-1] latched		W[0] latched	
s(-1) = 0 latched		s(0) = 0 latched	
	7		8


↑
first
significant
d(i)
produced



master(2) set	slave(2) set	master(3) set	slave(3) set
R[1] held	R[2] latched		R[3] latched
z(6) held		R[2] held	z(7) held
D[1]/D*[1] formed		D[2]/D*[2] formed	
d(2) latched		d(3) latched	
	d(2) held		d(3) held
slave(1) set	master(2) set	slave(2) set	master(3) set
W[1] latched		W[2] latched	
	P[1] latched		P[2] latched
s(1) = 0 latched		s(2) = 0 latched	
	S[1]/S*[1] formed		S[2]/S*[2] formed
	9		10

↑ first significant s(j) produced
 first clock to P-latch since initial load of $h \cdot 2^{(-3)}$

• Timing Summary: Online Delays, Overlapped Operation, and Output Availability



1.4 Layout Dimensions (SS)

• Unit Dimensions

<u>Unit</u>	<u>Subunit</u>	<u>Dimensions (H x W in λ)</u>	
Alignment	align.top	621 x 754	Unit = 1066 x 1112 λ 1599 x 1668 μ
	align.bot	437 x 1108	
Sum-of-Squares	sos.left	963 x 193	Unit = 1185 x 855 λ 1778 x 1283 μ
	sos.mid	963 x 82	
	sos.right	963 x 84	
	sos.cpa	218 x 227	
Square-Root	sqr.left	1352 x 398	Unit = 1827 x 1230 λ 2741 x 1845 μ
	sqr.mid	1352 x 98	
	sqr.mid3	1352 x 98	
	sqr.mid4	1352 x 98	
	sqr.mid5	1352 x 98	
	sqr.right	1352 x 142	
	sqr.cpa	467 x 832	
Division	div.left	1349 x 482	Unit = 1744 x 1689 λ 2616 x 2534 μ
	div.mid0	1349 x 111	
	div.mid	1349 x 119	
	div.right	1349 x 148	
	div.cpa	387 x 758	

• Chip Dimensions

<u>Area</u>	<u>Dimensions (H x W in λ)</u>	<u>Dimensions (H x W in μ)</u>
Internal Circuitry	4310 x 3523	6465 x 5285
Internal Circuitry + Wire Channel Frame	5080 x 4280	7620 x 6420
Internal Circuitry + Wire Channel Frame + Pads	5934 x 5134	8901 x 7701

• Floorplan

Scale: 1 inch = 500 lambda. All Dimensions scaled to nearest 1/10 inch.


Division Unit	

	A l i g n
U n i t	

	SOS Unit

Division Unit	

	SQR Unit




2.1 Alignment Unit (SS)



• Registers/Levels

	Name	Type	Function
A R I T H M E T I C	<i>egreg</i>	muxff	initially loads eg ; thereafter acts as an intermediary register
	<i>ehreg</i>	muxff	initially loads eh ; thereafter loads either 0 or -2
	<i>cpa-l</i>	fad	initially computes $etemp = ediff = (eg - eh) = eg + (ehbar + 1)$; thereafter used to count etemp either up or down to 0. A constant input of 1 is forced at right.
	<i>eclock-gen</i>	logic/sff	generates clock enables which are ANDed with $\emptyset 2$ to clock <i>etemp/ediff</i>
	<i>etemp</i>	dff	stores the original exponent difference $etemp = ediff = (eg - eh)$; thereafter used as an intermediary register during countup/countdown for 0 detection.
	<i>shiftX-gen</i>	logic	detects 0-difference case, generates clock enable which is ANDed with $\emptyset 1$ to clock <i>gshift/hshift</i>
	<i>ediff</i>	dff	stores the original exponent difference, ie. $etemp = ediff = (eg - eh)$ for all time; used in determining es & ec
	<i>cpa-r</i>	fad	calculates $-ediff = ediffbar + 0 + 1$
	<i>es-gen/ ec-gen</i>	nor2	selects es = - ediff (ediff \geq 0) or es = 0 (ediff < 0); selects ec = 0 (ediff \geq 0) or ec = ediff (ediff < 0)
	S H I F T I N G	<i>gshift</i>	muxshift
<i>hshift</i>		muxshift	initially loads mantissa(h) = . h1 . . . h8 ; thereafter used to shift in h (as y)



• Logic Block Reductions





etempck-gen





ediffck-gen



es-gen



ec-gen





Operation

At the beginning of the chip's operation, the ENABLE signal is used to re-direct the inputs of *egreg* and *ehreg* to accept the initial inputs *eg* and *eh* (a constant 1 is forced at the right end of *cpa-l* to form $-eh = ehbar + 1$). Thereafter, these registers are utilized as a temporary intermediary register and as a source of either a -2 or 0, respectively. When added to the aforementioned constant 1 fed into the right end of *cpa-l*, either a -1 or 1 respectively is formed, and any exponent difference is counted either up or down to 0 using *etemp*. Clocking of *etemp* ceases when 0 is reached. *ediff* receives only a single clock; its sole function is to store the original exponent difference for computation of *es* and *ec*. *cpa-r* generates $-ediff$ from *ediffbar*, 0, and 1. Immediately thereafter, *es-gen* selects either $es = -ediff$ ($ediff \geq 0$) or $es = 0$ ($ediff < 0$), while *ec-gen* selects $ec = 0$ ($ediff \geq 0$) or $ec = ediff$ ($ediff < 0$).

shiftG/shiftH are formed by ORing the ENABLE signal (which brings in the original mantissas), *zd* (valid when *etemp* = 0 is reached), and either *passG/passH*. *passG* is valid immediately iff the original exponent difference (*ediff*) was positive, while *passH* is valid iff *ediff* was negative. The end result is that valid *x(j)*'s and *y(j)*'s are shifted out of *gshift* and *hshift*, respectively, at their proper times.

2.2 Alignment Unit (DS)





ARITHMETIC SECTION

muxff

S = ENABLE
 Sbar = ENABLEbar
 CLK = Ø1
 CLKbar = Ø1bar
 D0 = shown
 D1 = shown
 Q = shown
 Qbar = shown
 (egreg/
 ehreg)

nor2
 all shown

(es-gen/
 ec-gen)

fad
 all shown

(cpa-l
 cpa-r)

logic/sff


PRESET = GRESET
 D = shown
 CLK = Ø1
 CLK = Ø1bar
 Q = shown
 Qbar = unused
 (eclock-
 gen)

dff

D = shown
 CLK = øXXXXclk, left (etemp/
 ediff)
 CLK = øXXXXclkbar, left
 Q = shown
 Qbar = shown


logic
 all shown

(shiftX-
 gen)



S
H
I
F
T
I
N
G

S
E
C
T
I
O
N



muxshift

- S = ENABLE (gshift)
- Sbar = ENABLEbar
- shiftin0 = auto
- D1 = shown
- CLKM = shiftG/shiftH
- CLKMbar = shiftGbar/shiftHbar
- CLKS = Ø2
- CLKSbar = Ø2bar
- QM = shown
- QMbar = unused (hshift)
- QS = unused
- QSbar = shown
- shiftout = auto

3.1 Sum-of-Squares Unit (SS)

• Recurrence Operands

$$W[j] = 2 \cdot W[j-1] + 2 \cdot \{X[j-1] + x(j) \cdot 2^{-(j+1)}\} \cdot x(j) + 2 \cdot \{Y[j-1] + y(j) \cdot 2^{-(j+1)}\} \cdot y(j)$$

previous value of $W[j]$ held in *W-hold.ps / W-hold.sc*
 $2 \cdot \{Qx\} \cdot x(j)$, produced by *Qx-low* of operand section
 $2 \cdot \{Qy\} \cdot y(j)$, produced by *Qy-low* of operand section

Bit : $Qx = [X, 0, 1(j+1), 0, 0, \dots, 0]$
 Patterns $Qy = [Y, 0, 1(j+1), 0, 0, \dots, 0]$

Qx/Qy are gated as $\{Qx\} \cdot x(j) / \{Qy\} \cdot y(j)$ and the result is fed into the arithmetic section with elements correctly positioned above *csa/latch* structures to accomplish the multiplication by 2

• Registers/Levels

	Name	Type	Function
O P E R A N D S E C T I O N	<i>shift-register</i>	rsff [sff in m(0)]	Traveling bit pair: $m(j)$ is used to force the low bit of Qx/Qy high; $s(j)$ marks the location where appending occurs to produce $X[j]/Y[j]$
	<i>append-clock</i>	nand2/inv	syncs the bit marking the location where appending is to occur [$s(j)$] with the $\emptyset 2$ clock
	<i>X-latch</i>	rsff	stores the appended value of $X[j]$
	<i>Y-latch</i>	rsff	stores the appended value of $Y[j]$
	<i>Qx-low</i>	nor2	ORing logic used to force $Qx(j+1)$ high, followed by kill logic which forces $Qx=0$ for $x(j)=0$
	<i>Qy-low</i>	nor2	ORing logic used to force $Qy(j+1)$ high, followed by kill logic which forces $Qy=0$ for $y(j)=0$
A R I T H M E T I C S E C T I O N	<i>W-hold.ps</i>	rsff	holds over the partial-sum component of $W[j-1]$ during the 4-2 reduction forming $W[j]$
	<i>csa-level1</i>	fad	performs 3-2 reduction of $2 \cdot Qx \cdot x(j)$, $2 \cdot Qy \cdot y(j)$, and <i>W-hold.ps</i>
	<i>W-hold.sc</i>	rsff	holds over the saved-carry component of $W[j-1]$ during the 4-2 reduction forming $W[j]$
	<i>csa-level2</i>	fad	performs 3-2 reduction of the outputs of <i>csa-level1</i> plus <i>W-hold.sc</i>
	<i>W-latch.ps</i>	rsff	contains the partial-sum component of $W[j]$
	<i>W-latch.sc</i>	rsff	contains the saved-carry component of $W[j]$
S E L E C T I O N	<i>cpa</i>	fad	performs 2-1 reduction of <i>W-latch.ps</i> , <i>W-latch.sc</i> forming $z(j)$
	<i>z-latch</i>	rsff	stores the $z(j)$ formed

• Logic Block Reductions

<u>Name</u>	<u>Function</u>	<u>Implementation</u>
<i>append-clock</i>		
<i>Qx-low</i>		
<i>Qy-low</i>		

• Operation


At the beginning of the chip's operation, the **GRESET** signal is used to preset all latches to 0 [except for $m(0)$ of *shift-register*, which is set to 1]. It is proper then to examine the operation of each section separately.


In the operand section, a bit pair travels across the shift register such that position j can be determined. When $m(j)$ is set, it is used to force bit $j+1$ of Qx/Qy high. This bit lives logically in slice $j+1$. The entire operand section sits above the arithmetic section so that Qx/Qy , after gating as $Qx \cdot x(j)/Qy \cdot y(j)$, are fed into the arithmetic section with elements correctly positioned above *csa/latch* structures. In the next half cycle, $s(j)$ is used to mark the position where appending to form $X[j]/Y[j]$ (in *X-latch/Y-latch*) should take place, and *append-clock* logic syncs this bit with the $\emptyset 2$ clock.


In the arithmetic section, $2 \cdot Qx \cdot x(j)$, $2 \cdot Qy \cdot y(j)$, and the partial-sum and carry-save components of $W[j-1]$ repeatedly undergo a 4-2 reduction to form $W[j]$. The fractional portion of $W[j]$ is routed back up to registers *W-hold.ps/W-hold.sc* for computation of the next $W[j]$, while the integer portion is routed to the selection section for $z(j)$ determination.

In the selection section, the integer portion of $W[j]$, now in carry-save form, undergoes a 2-1 reduction in *cpa*, and the resulting $z(j)$ is held in the *z-latch*.

3.2 Sum-of-Squares Unit (DS)








fad
all shown


(cpa)

rsff
PRESET = GRESET
D = shown
CLK = Ø2
CLKbar = Ø2bar
Q = shown
Qbar = unused


(z-latch)

S
E
L
E
C
T
I
O
N





9



rsff

[Except sff in m(0)]

PRESET = GRESET
 D = shown
 CLK = Ø2
 CLKbar = Ø2bar
 Q = shown
 Qbar = unused

(shift-register)

PRESET = GRESET
 D = shown
 CLK = Ø1
 CLKbar = Ø1bar
 Q = shown
 Qbar = unused

nand2/inv

all shown

(append-clock)

rsff

PRESET = GRESET
 D = shown
 CLK = B, above
 CLKbar = C, above
 Q = shown
 Qbar = unused

(X-latch)

PRESET = GRESET
 D = shown
 CLK = B, above
 CLKbar = C, above
 Q = shown
 Qbar = unused

(Y-latch)

By, below

nor2/nor2

all shown


(Qx-low)

(Qy-low)

O
P
E
R
A
T
I
O
N

9

8



rsff

PRESET = GRESET
 D = shown
 CLK = Ø2
 CLKbar = Ø2bar
 Q = shown
 Qbar = unused
 (W-hold.ps)

fad

all shown
 (csa-level1)

sff

PRESET = GRESET
 D = shown
 CLK = Ø2
 CLKbar = Ø2bar
 Q = shown
 Qbar = unused
 (W-hold.sc)

fad

all shown
 (csa-level2)

rsff

PRESET = GRESET
 D = shown
 CLK = Ø1
 CLKbar = Ø1bar
 Q = shown
 Qbar = unused
 (W-latch.ps)

PRESET = GRESET
 D = shown
 CLK = Ø1
 CLKbar = Ø1bar
 Q = unused
 Qbar = shown
 (W-latch.sc)

A R I T H M E T I C

8

4.1 Square-Root Unit (SS)

• Recurrence Operands

$$R[j] = 2 \cdot R[j-1] + z(4+j) \cdot 2^{-4} + 2 \cdot \{-d(j) \cdot D[j-1] - 2^{-(j+1)} \cdot d(j)^2\}$$

Bit : Qd = [Dbar , 1 , 1(j+1) , 0 , 0 , ... , 0]
 Patterns Qd = [0 , ... , 0 , 0(j+1) , 0 , 0 , ... , 0]
 Qd = [Dstar , 1 , 1(j+1) , 0 , 0 , ... , 0]

previous value of $R[j]$ held in *R-hold.ps / R-hold.sc*


$\{Qz\}$ value held in *Qz-hold*

$2 \cdot \{Qd\}$, where Qd is produced in the operand section and fed into the arithmetic section with elements correctly positioned above *csa/latch* structures to accomplish mult. by 2

$$d(j) = 1 = 1 \begin{array}{|l} 0 \\ 1 \end{array} \begin{array}{|l} 1 \\ 0 \end{array}$$

$$d(j) = 0 = 0 \begin{array}{|l} 0 \\ 0 \end{array} \begin{array}{|l} 0 \\ 0 \end{array}$$

$$d(j) = -1 = 0 \begin{array}{|l} 1 \\ 1 \end{array} \begin{array}{|l} 1 \\ 0 \end{array}$$



• Registers/Levels

	Name	Type	Function
	<i>shift-register</i>	rsff	Traveling bit train (requiring logic to detect the end, unlike a bit pair): $m(i)\bar{b}/m(i+1)$ produce force(i) to force the low-order 2 bits of Qd high $s(i)\bar{b}/s(i+1)$ produce end(i) to mark where appending occurs by: - re-directing the inputs to <i>D-latch/Dstar-latch</i> in position j , via their select lines, from the parallel load to the append input - always enabling the clocks to <i>D-latch/Dstar-latch</i> in position j $m(i+1)\bar{b}$ is used in <i>Qd-multiplex</i> to convert $[D,0,\dots,0]$ to $[Dbar,0,\dots,0]$
O S P E C I F I C A T I O N S	<i>force-bit/end-bit</i>	inv/nor2 nor2	force(i) detects the end of the train to force the low-order 2 bits of Qd high; end(i) detects the end of the train to enable the clocks to <i>D-latch/Dstar-latch</i> in position j as well as re-direct their inputs for appending $d0(j).hold$ to <i>D-latch</i> and $d0(j)\bar{b}.hold$ to <i>Dstar-latch</i>
	<i>D-clock</i>	nor2/nor2 inv	produces clock enable if either $d1(j).hold=1$ [load <i>D-latch</i> from <i>Dstar-latch</i>] or end(i)=1 , then syncs to the $\emptyset 1$ clock
	<i>D-latch</i>	rsmuxff	stores the on-the-fly converted value of $D[j]$
	<i>Dstar-latch</i>	rsmuxff	stores the on-the-fly converted value of $Dstar[j]$
	<i>Dstar-clock</i>	nor2/nor2 inv	produces clock enable if either $d2(j).hold=1$ [load <i>Dstar-latch</i> from <i>D-latch</i>] or end(i)=1 , then syncs to the $\emptyset 1$ clock
	<i>Qd-multiplex</i>	nor2/mux	$m(i+1)\bar{b}$ converts $[D,0,\dots,0]$ to $[Dbar,0,\dots,0]$, then $Qdhat=[Dbar,0,\dots,0]$ or $Qdhat=[Dstar,0,\dots,0]$ is selected according to $d1(j).latch$
	<i>Qd-low</i>	nor3/nor2	ORing logic using force(i-1)/force(i) to force the low-order 2 bits of Qd high, producing either $Qd=[Dbar,1,1]_{j+1},0,0,\dots,0$ or $Qd=[Dstar,1,1]_{j+1},0,0,\dots,0$, followed by kill logic which forces $Qd=0$ for $d0(j).latch=0$
	<i>Qz-hold</i>	rsff	holds over $z(j)$ value produced by sum-of-squares unit for 1/2 cycle

ARITHMETIC SECTION

<i>R-hold.ps</i>	rsff	holds over the partial-sum component of $R[j-1]$ during the 4-2 reduction forming $R[j]$
<i>csa-level1</i>	fad	performs 3-2 reduction of Qz , $2^*(Qd)$, and <i>R-hold.ps</i>
<i>R-hold.sc</i>	rsff	holds over the saved-carry component of $R[j-1]$ during the 4-2 reduction forming $R[j]$
<i>csa-level2</i>	fad	performs 3-2 reduction of the outputs of <i>csa-level1</i> plus <i>R-hold.sc</i>
<i>R-latch.ps</i>	rsff	contains the partial-sum component of $R[j]$
<i>R-latch.sc</i>	rsff	contains the saved-carry component of $R[j]$

SELECTION SECTION

<i>3-2 reduce</i>	fad/ inv.fad	performs 3-2 reduction of <i>R-latch.ps</i> , <i>R-latch.sc</i> , $z(4+)*2^{(-5)}$
<i>cpa</i>	fad	performs 2-1 reduction of outputs of <i>3-2 reduce</i>
<i>d-latch</i>	rsff/ logic	decodes $d(j)$ as $d2(j).latch/d1(j).latch/d0(j).latch$, then stores the result
<i>d-hold</i>	rsff	holds over the $d(j)$ value produced above for 1/2 cycle.

• Converter Action Table

		<u>Parallel Load</u>		<u>Appended Bit</u>	
Cases:	$d(j) = 1 = 1 \mid 0 \ 1$	$Dstar[j](0..j-1) <- D[j](0..j-1)$	$Dj <- 1$	$Dstarj <- 0$	
	$d(j) = 0 = 0 \mid 0 \ 0$	no parallel load	$Dj <- 0$	$Dstarj <- 1$	
	$d(j) = -1 = 0 \mid 1 \ 1$	$D[j](0..j-1) <- Dstar[j](0..j-1)$	$Dj <- 1$	$Dstarj <- 0$	
	$d2(j) \ d1(j) \ d0(j)$				

• Decoding Logic - $d(j)$ selection

Range: Range $\{Qsel = Rhatstar[j]\} = [-2.5, 3.5]$, therefore 3 integer bits needed for selection

Precision: to 1/4's, therefore 2 fractional bits needed for selection

Qsel Selection: Table	$0 \ 1 \ 1 \mid 1 \ 0$	Qsel	$d(j)$	$d2(j)$	$d1(j)$	$d0(j)$	
$\begin{matrix} \cdot & \cdot & \cdot \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{matrix}$	$\begin{matrix} \cdot & \cdot \\ 0 & 1 \\ 0 & 0 \end{matrix}$	≥ 0	1	=	1	0	1
$\begin{matrix} \hline 1 & 1 & 1 \\ \hline 1 & 1 & 1 \end{matrix}$	$\begin{matrix} 1 & 1 \\ 1 & 1 \end{matrix}$	$= -1/4$	0	=	0	0	0
$\begin{matrix} \cdot & \cdot & \cdot \\ 1 & 0 & 1 \end{matrix}$	$\begin{matrix} \cdot & \cdot \\ 1 & 0 \end{matrix}$	$\leq -1/2$	-1	=	0	1	1














Logic Expressions



$d2(j) = Qsel(-2)bar$

$d1(j) = Qsel(-2) * \{Qsel(-1)bar + Qsel(0)bar + Qsel(1)bar + Qsel(2)bar\}$

$d0(j) = Qsel(-2)bar + Qsel(-1)bar + Qsel(0)bar + Qsel(1)bar + Qsel(2)bar$

• Logic Block Reductions

Name	Function	Implementation
<i>force-bit</i>		
<i>end-bit</i>		
<i>D-clock</i>		
<i>Dstar-clock</i>		
<i>Qd-multiplex</i>		
<i>Qd-low</i>		
<i>d-latch</i>	$d2(j) = Qsel(-2)bar$	
		



• Operation


At the beginning of the chip's operation, the **GRESET** signal is used to preset all latches to 0. It is proper then to examine the operation of each section separately.


In the operand section, a bit train travels across the shift register such that position j can be determined while leaving a marker on those positions already crossed. In *force-bit*, $m(i)\text{bar}/m(i+1)$ are NORed (producing $\text{force}(i)$) to determine the position of the end of the train, and thus of the low-order 2 bits of Qd , in order to force them to 1. In *end-bit*, $s(i)\text{bar}/s(i+1)$ are NORed (producing $\text{end}(i)$), again to determine the position of the end of the train, and thus of where appending, rather than loading, should occur in *D-latch* and *Dstar-latch*. Here, the inputs to *D-latch*/*Dstar-latch* are re-directed via their select lines, from the parallel load to the append input, and a clock is forced for the append operation. The clock logic for both *D-latch*/*Dstar-latch* simply ORs the proper bit of $d(j)$ ($d1(j).\text{hold}$ for *D-latch*, $d2(j).\text{hold}$ for *Dstar-latch*) with the $\text{end}(i)$ signal, and syncs this with the $\emptyset 1$ clock. Next, in *Qd-multiplex*, we form $Qdhat$ by NORing $D[j-1](i)$ with $m(i+1)\text{bar}$ (hence the need for a bit train), and select either $Qdhat=[Dbar,0,\dots,0]$ or $Qdhat=[Dstar,0,\dots,0]$ according to $d1(j).\text{latch}$. Finally, in *Qd-low*, we use the $\text{force}(i)$ signal produced in every slice to force the low-order 2 bits of $Qdhat$ high, producing either $Qd=[Dbar,1,1]+1,0,0,\dots,0]$ or $Qd=[Dstar,1,1]+1,0,0,\dots,0]$, and add kill logic which forces $Qd=0$ for $d0(j).\text{latch}=0$.


In the arithmetic section, $2^*\{Qd\}$, Qz , and the partial-sum and carry-save components of $R[j-1]$ repeatedly undergo a 4-2 reduction to form $R[j]$. Since the range of $Rhatstar[j]$ is $[-2.5,3.5]$, three integer bits are kept (in carry-save form) for the $d(j)$ selection process. $R[j]$ (minus its largest digit) is routed back up to registers *R-hold.ps*/*R-hold.sc* after selection for computation of the next $R[j]$.


In the selection section, *3-2 reduce* performs a 3-2 reduction of *R-latch.ps*, *R-latch.sc*, and $z(4+j)*2^{(-5)}$, *cpa* performs 2-1 reduction of outputs of *3-2 reduce*, *d-latch* decodes $d(j)$ as $d2(j)/d1(j)/d0(j)$, then stores the result, and finally *d-hold* holds over the $d(j)$ value produced above for 1/2 cycle.


4.2 Square-Root Unit (DS)























rsff
 PRESET = GRESET
 D = shown
 CLK = Ø1
 CLKbar = Ø1bar (Qz-hold)
 Q = shown
 Qbar = unused

rsff
 PRESET = GRESET
 D = shown
 CLK = Ø1 (R-hold.ps)
 CLKbar = Ø1bar
 Q = shown
 Qbar = unused

fad (csa-level1)
 all shown

rsff
 PRESET = GRESET
 D = shown
 CLK = Ø1 (R-hold.sc)
 CLKbar = Ø1bar
 Q = unused
 Qbar = shown

fad (csa-level2)
 all shown

rsff
 PRESET = GRESET
 D = shown
 CLK = Ø2 (R-latch.ps)
 CLKbar = Ø2bar
 Q = shown
 Qbar = unused

rsff
 PRESET = GRESET
 D = shown
 CLK = Ø2 (R-latch.sc)
 CLKbar = Ø2bar
 Q = shown
 Qbar = unused

A R I T H M E T I C
S E C T I O N

inv.fad/fad

all connections shown (3-2 reduce)

fad

all connections shown (cpa)

rsff/logic

PRESET = GRESET
D = shown
CLK = Ø1
CLKbar = Ø1bar
Q = shown
Qbar = shown
logic = all shown

(d-latch)

PRESET = GRESET
D = shown
CLK = Ø2
CLKbar = Ø2bar
Q = shown
Qbar = unused

(d-hold)

S
E
L
E
C
T
I
O
N

5.1 Division Unit (SS)

• Recurrence Operands

$$W[j] = 2 \cdot P[j-1] + \{-d(j) \cdot S[j-1]\}$$

$$P[j] = W[j] + \{-s(j) \cdot D[j]\}$$

Bit Patterns

$$Qs = [Sbar, 1, \dots, 1, \dots, 1]$$

$$Qs = [0, 0, \dots, 0, \dots, 0]$$

$$Qs = [S, 0, \dots, 0, \dots, 0]$$

$$Qd = [Dbar, 1, \dots, 1, \dots, 1]$$

$$Qd = [0, 0, \dots, 0, \dots, 0]$$

$$Qd = [D, 0, \dots, 0, \dots, 0]$$

previous value of $P[j]$ held in $P-latch.ps / P-latch.sc$

Qs value produced directly above the arithmetic section; no shifting of the resulting Qs is required

$W[j]$ value held in $W-latch.ps / W-latch.sc$

Qd value produced in arithmetic section directly above $P-latch.ps / P-latch.sc$

$$d(j) = 1 = 1 \mid 0 \ 1 \quad (1 \text{ inserted at far right of } csa-level1)$$

$$d(j) = 0 = 0 \mid 0 \ 0$$

$$d(j) = -1 = 0 \mid 1 \ 1$$

$d0(j)$
 $d1(j)$
 $d2(j)$ [non-binary, spec. defined]

$$s(j) = 1 = 1 \mid 0 \ 1 \quad (1 \text{ inserted at far right of } csa-level2)$$

$$s(j) = 0 = 0 \mid 0 \ 0$$

$$s(j) = -1 = 0 \mid 1 \ 1$$

$s0(j)$
 $s1(j)$
 $s2(j)$ [non-binary, spec. defined]

• Registers/Levels

	Name	Type	Function
	<i>shift-register</i>	rsff [sff in m(-6)]	Traveling bit pair: $m(l)$ is used to set a flip-flop in slice #1 (controlling clocking of $P-latch.ps / P-latch.sc$; $s(l)$ is used for two purposes: <ul style="list-style-type: none"> - re-directing the inputs to $S-latch / Sstar-latch$ in position j, via their select lines, from the parallel load to the append input - always enabling the clocks to $S-latch / Sstar-latch$ in position j
O P E R A T I O N D	<i>S-clock</i>	nor2/nor2 inv	produces clock enable if either $s1(j)=1$ [load $S-latch$ from $Sstar-latch$] or $s(l)=1$, then syncs to the $\emptyset 2$ clock
	<i>S-latch</i>	rsmuxff	stores the on-the-fly converted value of $S[j]$
	<i>Sstar-latch</i>	rsmuxff	stores the on-the-fly converted value of $Sstar[j]$
	<i>Sstar-clock</i>	nor2/nor2 inv	produces clock enable if either $s2(j)=1$ [load $Sstar-latch$ from $S-latch$] or $s(l)=1$, then syncs to the $\emptyset 2$ clock
	<i>Qs-multiplex</i>	inv/mux nor2	$Qs=[Sbar, 1, \dots, 1]$ or $Qs=[S, 0, \dots, 0]$ is selected according to $d1(j).hold$, followed by kill logic which forces $Qs=0$ for $d0(j).hold=0$
A R I T H M E T I C	<i>csa-level1</i>	fad	performs 3-2 reduction of $P-latch.ps$, $P-latch.sc$, and Qs
	<i>W-latch.ps</i>	rsff	contains the partial-sum component of $W[j]$ for the 3-2 reduction forming $P[j]$
	<i>W-latch.sc</i>	rsff	contains the saved-carry component of $W[j]$ for the 3-2 reduction forming $P[j]$
	<i>Qd-multiplex</i>	inv/mux nand2	$Qd=[Dbar, 1, \dots, 1]$ or $Qd=[D, 0, \dots, 0]$ is selected according to $s1(j)$, followed by kill logic which forces $Qd=0$ for $s0(j)=0$
	<i>csa-level2</i>	fad	performs 3-2 reduction of $W-latch.ps$, $W-latch.sc$, and Qd

<i>P-enable</i>	<code>nor2/inv/rsff</code>	produces clock enable for the initial load of <i>P-latch.ps</i> (ENABLE synced to $\emptyset 1$); thereafter produces the clock enable for the entire <i>P-latch</i> (synced to $\emptyset 2$) beginning at the appropriate cycle of the unit's operation
<i>P-clock</i>	<code>nand2/nand2 nand2/inv</code>	
<i>P-latch.ps</i>	<code>muxff</code>	initially loads $Qh = h \cdot 2^{-3}$; thereafter latches the partial-sum component of $P[j]$
<i>P-latch.sc</i>	<code>rsff</code>	contains the saved-carry component of $P[j]$

S
E
L
E
C
T
I
O
N

<i>3-2 reduce</i>	<code>fad/ inv.fad</code>	performs 3-2 reduction of <i>P-latch.ps</i> , <i>P-latch.sc</i> , & $Qsign = -(1 - sign(d(j))) \cdot 2^{-3}$
<i>cpa</i>	<code>fad</code>	performs 2-1 reduction of outputs of <i>3-2 reduce</i>
<i>s-latch</i>	<code>rsff/ logic</code>	decodes $s(j)$ as $s2(j)/s1(j)/s0(j)$, then stores the result

• Converter Action Table

Cases:	$s(j) = 1 = 1 \mid 0 \ 1$	Parallel Load	Appended Bit
	$s(j) = 0 = 0 \mid 0 \ 0$	<code>Sstar[j](0..j-1) <- S[j](0..j-1)</code>	<code>Sj <- 1 Sstarj <- 0</code>
	$s(j) = -1 = 0 \mid 1 \ 1$	no parallel load	<code>Sj <- 0 Sstarj <- 1</code>
	$s2(j) \ s1(j) \ s0(j)$	<code>S[j](0..j-1) <- Sstar[j](0..j-1)</code>	<code>Sj <- 1 Sstarj <- 0</code>

Decoding Logic - $s(j)$ selection

Range: Range $\{Qsel = What[j]\} = [-23/8, +23/8]$, therefore 3 integer bits needed for selection
Precision: to 1/8's, therefore 3 fractional bits needed for selection

Qsel Selection: Table	0 1 0	1 1 1	$\geq 1/4$	1	=	1	0	1
	0 0 0	0 1 1						
	0 0 0	0 1 0						
	0 0 0	0 0 1	$[-1/4, 1/8]$	0	=	0	0	0
	0 0 0	0 0 0						
	1 1 1	1 1 1						
	1 1 1	1 1 0						
	1 1 1	1 0 1	$\leq -3/8$	-1	=	0	1	1
	1 1 1	1 0 0						
	1 0 1	0 0 1						

Logic:
Expressions

$$s2(j) = Qsel(-2)\bar{\text{bar}} * \bar{\text{bar}}\{Qsel(-1)\bar{\text{bar}} * Qsel(0)\bar{\text{bar}} * Qsel(1)\bar{\text{bar}} * Qsel(2)\bar{\text{bar}}\}$$














$$= Qsel(-2)\bar{\text{bar}} * \{Qsel(-1) + Qsel(0) + Qsel(1) + Qsel(2)\}$$




$$s1(j) = Qsel(-2) * \bar{\text{bar}}\{Qsel(-1) * Qsel(0) * Qsel(1) * Qsel(2)\}$$

$$= Qsel(-2) * \{Qsel(-1)\bar{\text{bar}} + Qsel(0)\bar{\text{bar}} + Qsel(1)\bar{\text{bar}} + Qsel(2)\bar{\text{bar}}\}$$

$$s0(j) = s1(j) + s2(j) = \bar{\text{bar}}\{s1(j)\bar{\text{bar}} * s2(j)\bar{\text{bar}}\}$$

• Logic Block Reductions

Name	Function	Implementation
<i>S-clock</i>		
<i>Sstar-clock</i>		
<i>Qs-multiplex</i>		
<i>Qd-multiplex</i>		
<i>P-enable</i>		
<i>P-clock</i>		
<i>s-latch</i>		



• Operation


At the beginning of the chip's operation, the **GRESET** signal is used to preset all latches to 0 [except for $m(0)$ of *shift-register*, which is set to 1]. It is proper then to examine the operation of each section separately.


In the operand section, a bit pair travels across the shift register such that position j can be determined. $m(1)$ is the only master output used in the unit - its function is to set a flip-flop in *P-enable* (which thereafter latches on its own output) to enable clocking to the latches of *P-latch*. $s(1)$ is used to mark the position where appending, rather than parallel loading, should occur in *S-latch* and *Sstar-latch*. Their inputs are re-directed via their select lines, from the parallel load to the append input, and a clock is forced for the append operation. The clock logic for both *S-latch/Sstar-latch* simply ORs the proper bit of $s(j)$ ($s1(j)$ for *S-latch*, $s2(j)$ for *Sstar-latch*) with $s(1)$, and syncs this with the $\emptyset 2$ clock. Next, in *Qs-multiplex*, we form Qs by selecting either $Qs=[Sbar, 1, \dots, 1]$ or $Qs=[S, 0, \dots, 0]$ using $d1(j).hold$, and finish with kill logic which forces $Qs=0$ for $d0(j).hold=0$.


In the arithmetic section, Qs and the partial-sum and carry-save components of $P[j-1]$ undergo a 3-2 reduction to form $W[j]$. Since $s(j)$ is produced at the same time, it is available for use in *Qd-multiplex* to form Qd . This is done by selecting either $Qd=[Dbar, 1, \dots, 1]$ or $Qd=[D, 0, \dots, 0]$ using $s1(j)$, following with kill logic which forces $Qd=0$ for $s0(j)=0$. Finally, Qd and the partial-sum and carry-save components of $W[j]$ undergo a 3-2 reduction to form $P[j]$.


In the selection section, *3-2 reduce* performs a 3-2 reduction of *P-latch.ps*, *P-latch.sc*, and $Qsign = -\{1 - \text{sign}(d(j))\} \cdot 2^{(-3)}$, *cpa* performs 2-1 reduction of outputs of *3-2 reduce*, and *s-latch* decodes $s(j)$ as $s2(j)/s1(j)/s0(j)$, storing the result.


5.2 Division Unit (DS)















D5[j]bar
(from SQR unit)

D6[j]bar
(from SQR unit)

D7[j]bar
(from SQR unit)



5

6

7

inv.fad/fad

all connections shown

(3-2 reduce)

fad

all connections shown

(cpa)

S
E
L
E
C
T
I
O
N

rsff/logic


PRESET = GRESET
D = shown
CLK = 01
CLKbar = 01bar
Q = shown
Qbar = shown
logic = all shown

(s-latch)

D8(j)bar
(from SQR unit)

D[9]bar = 1


D[10]bar = 1




8

9

10



D[11]bar = 1



rsff

[Except sff in m(-6)]

PRESET = GRESET
 D = shown
 CLK = Ø2
 CLKbar = Ø2bar
 Q = shown
 Qbar = unused

(shift-
register)

PRESET = GRESET
 D = shown
 CLK = Ø1
 CLKbar = Ø1bar
 Q = shown
 Qbar = shown

nor2/nor2/inv

all shown

(S-clock)

rsmuxff

PRESET = GRESET
 S = shown
 Sbar = shown
 CLK = C, above
 CLKbar = B, above
 D0 = shown
 D1 = shown
 Q = shown
 Qbar = unused

(S-latch)

PRESET = GRESET
 S = shown
 Sbar = shown
 CLK = C, below
 CLKbar = B, below
 D0 = shown
 D1 = shown
 Q = shown
 Qbar = unused

(Sstar-latch)

nor2/inor2/inv

all shown

(Sstar-clock)

inv/mux/nor2/(nor2)


S = d1(j).hold
 Sbar = d1(j)bar.hold
 D0 = shown
 D1 = shown
 Q = unused
 Qbar = shown

(Qs-
multiplex)

O
P
E
R
A
N
D

S
E
C
T
I
O
N

11



fad
all shown
(*csa-level1*)

rsff
PRESET = GRESET
D = shown
CLK = Ø1
CLKbar = Ø1bar
Q = shown
Qbar = unused
(*W-latch.ps*)

PRESET = GRESET
D = shown
CLK = Ø1
CLKbar = Ø1bar
Q = shown
Qbar = unused
(*W-latch.sc*)

Inv/mux/nand2
S = s1(j)
Sbar = s1(j)bar
D0 = shown
D1 = shown
Q = shown
Qbar = unused
(*Qd-multiplex*)

fad
all shown
(*csa-level2*)

rsff [i=1]/logic
PRESET = GRESET
D = shown
CLK = Ø1
CLKbar = Ø1bar
Q = shown
Qbar = unused
logic = all shown
(*P-enable/P-clock*)

muxff
S = ENABLE
Sbar = ENABLEbar
CLK = C, above
CLKbar = B, above
D0 = shown
D1 = shown
Q = shown
Qbar = unused
(*P-latch.ps*)

rsff
PRESET = GRESET
D = shown
CLK = C, above
CLKbar = B, above
Q = shown
Qbar = unused
(*P-latch.sc*)

ARITHMETIC SECTION

11

Qh(11) = hs8

6.1 Standard Cells (SS)

• Cell Summary

<u>Cell</u>	<u>Type</u>	<u>Size (HxW)</u>	<u>Nodes</u>	<u>Description</u>
inv.mag	logic	47x16=752	A B	input output
nand2.mag		47x25=1175	A,B C	inputs output
nand3.mag		47x33=1551	A,B,C D	inputs output
nor2.mag		47x25=1175	A,B C	inputs output
nor3.mag		47x33=1551	A,B,C D	inputs output
mux.mag		75x53=3975	S,Sbar D0,D1 Q,Qbar	selects inputs outputs
fad.mag	math	87x56=4872	A,B,C CYbar SUMbar	inputs output output
inv.fad.mag		87x20=1740	A B	input output
dff.mag	flip-flop	61x40=2440	D CLK,CLKbar Q,Qbar	data input clocks outputs
rsff.mag		68x48=3264	PRESET D CLK,CLKbar Q,Qbar	reset data input clocks outputs
sff.mag		68x58=3944	PRESET D CLK,CLKbar Q,Qbar	preset data input clocks outputs
muxff.mag		103x61=6283	S,Sbar D0,D1 CLK,CLKbar Q,Qbar	selects data inputs clocks outputs
rsmuxff.mag		110x69=7590	PRESET S,Sbar D0,D1 CLK,CLKbar Q,Qbar	reset selects data inputs clocks outputs

muxshift.mag	shift	117x100=11700	S,Sbar shiftin0,D1 CLKM,CLKMbar CLKS,CLKSbar QM,QMbar QS,QSbar shiftout	selects inputs master clocks slave clocks outputs outputs (=QS)
rshift.mag		82x88=7216	PRESET shiftin CLKM,CLKMbar CLKS,CLKSbar QM,QMbar QS,QSbar shiftout	reset master shift input master clocks slave clocks outputs outputs (=QS)
sshift.mag		82x98=8036	PRESET shiftin CLKM,CLKMbar CLKS,CLKSbar QM,QMbar QS,QSbar shiftout	preset master shift input master clocks slave clocks outputs outputs (=QS)
buff.mag	buffer	47x25=1175	A B	input output

• Assumptions

1. The mobility of a p-transistor is given approximately by:

$$\mu(p) = (1/2 \text{ to } 1/3) * \mu(n)$$

The current drive capability of a transistor is directly proportional to the mobility and the W/L ratio in the channel (under the gate), given by:

$$i(p) \Rightarrow \mu(p) * W/L(p)$$

$$i(n) \Rightarrow \mu(n) * W/L(n)$$

Therefore, the W/L ratio of p-transistor tree (the "p-tree") in any cell must be adjusted with respect to the W/L ratio of the n-transistor tree (the "n-tree") in order for both to provide equivalent current sourcing and sinking capability, and hence equivalent rise and fall times. In most cases, the determination of a tree's equivalent W/L must be made on a cell-by-cell basis, because the series/parallel connection of each type of transistor has an effect on the equivalent W/L for the entire tree.

2. An approximation to equivalent drive capabilities is achieved by maintaining a ratio of 2:1 between the equivalent W/L's of the p-type and n-type trees:

$$\frac{\text{equivalent W/L of p-tree}}{\text{equivalent W/L of n-tree}} = 2$$

The purpose of this is to compensate for the lower mobility of the p-transistors, making the p-tree as capable of sourcing current (pulling the output high) as the n-tree is capable of sinking current (pulling the output low). Rise/Fall times are thus made equal.

3. W/L equivalences are computed similarly to resistance equivalences. For instance, for two transistors in series, the equivalent W/L ratio is HALF that of a single transistor. Equivalent W/L's for transistors in series and parallel are given by the following formulas:

$$\text{Series: } W/L(\text{equiv}) = \frac{1}{L/W (1\text{st}) + L/W (2\text{nd}) + \dots}$$

$$\text{Parallel: } W/L(\text{equiv}) = W/L (1\text{st}) + W/L (2\text{nd}) + \dots$$

Quick Rule: For series transistors, if the numerators are the same, simply add denominators and place under the numerator (a hack)

For parallel transistors, if the denominators are the same, simply add numerators and place over the denominator (add as fractions)

Special Case: See note (4) below !!!!!!!







4. In the case where 1 or more transistors (of either type) are in PARALLEL, we should consider the W/L of a SINGLE transistor, rather than the equivalent W/L of all transistors in parallel, in calculating the 2:1 ratio. This is because, in the worst case, only one of the transistors may be on, and thus have to source/sink all the output node current itself.
5. Finally, one must consider the effects of the increased gate capacitance of any cell whose p-transistors are scaled to produce a 2:1 W/L ratio between the trees. Since gate capacitance comprises the bulk of the load on any p-transistor trying to raise an input to a scaled gate, a compromise must be reached between scaling to 2:1 to increase p-transistor drive versus the speed loss due to the increased gate capacitance. Simulation shows that a rather flat optimum exists at a ratio of about 1.5:1. This was the tree-to-tree ratio selected for our cells.

• Limitations




Any flip-flop which is preset-able, including rsff, sff, rsmuxff, rshift, and sshift is subject to certain TIMING ANAMOLIES. These anomalies involve the behavior of the Qbar output during the moment in which BOTH the GRESET signal and the clock to that flip-flop are high. See the separate design sheet for details.

6.2 Standard Cells (DS)

• Logic Cells




• Math Cells




• Flip-Flop Cells


dff.mag




rsff.mag




sff.mag




muxff.mag




rsmuxff.mag




xshift.mag




rshift.mag



sshift.mag



6.3 Flip-flop Timing Anomaly (DS)



NOTES: The diagrams above illustrate the problem encountered in using the Qbar output of any flip-flop, namely, that the value of Qbar will stray (following D as Dbar) during the period in which the GRESET signal is high and the clock of that flip-flop is high, resulting in a shortened computation time for the following stroke. The resulting stroke lasts from approximately fall-to-rise instead of rise-to-rise.


This impacts the design as follows. If a flip-flop is Ø1-clocked, it is OK to use its Qbar output, because the following Ø2 stroke, which would clock in the results of gating a Ø1-clocked flip-flop's output thru some logic, is run over by the GRESET signal. However, using the Qbar of a Ø2-clocked flip-flop may be dangerous, since the following Ø1 stroke is in a valid non-GRESET interval, and will latch in whatever was computed during the shortened interval.

Summarizing, it is OK to use the Qbar output of a Ø1-clocked flip-flop since the following Ø2 stroke is inconsequential. However, when using the Qbar output of a Ø2-clocked flip-flop, you must ensure that adequate computation time exists between the fall of that Ø2 stroke and the rise of the following Ø1 stroke.

SUMMARY



- OK to use Qbar of Ø1-clocked flip-flop
- NOT OK to use Qbar of Ø2-clocked flip-flop, except if adequate computation time exists from fall-to-rise.

6.4 Standard Cell Layout Plots (DS)




Vdd!


inv.mag




A







B



$$47 \times 16 = 752$$




G!



47x25=1175






Vdd!




nand3.mag





47x33=1551




Gnd!














PRESET

rsff.mag

F

Lkbar

ddl


D

Q

Qb r

68x48 264

GND!



PRESET

sff.mag

X

LKbar

dd!


D


Q


Qe r


68x58=3944

GND!









muxshft.mág

S

Sbar

CLKS

CLKM

CLKMba

Vcdh

D1

QMb

GND

CLK

CLKMba


117x100=11700

CLKSba

S

Sbar

sh



PRESET sshift.mag

CLKS
beware_of_metal_2_in_this_cell

CLKSbar

CKM

CKMbar

ddl

diffin

Qsba

Qsba

Qsba

Qsba

Qsba


Qsba

Qsba

82x98=8 6

GND!

Qsba



butt.mag


'ddl

A

B

GNE

47x25=1175



rsff.mag
>000000110000001100000000000000:PRESET
>001100000011000000110000001100:CLK
>00000011111111111111111100000000:D
>XX0000000011110000111111110000:Q
>XX1111111100001111000000001111:Qbar

sff.mag
>000000110000001100000000000000:PRESET
>001100000011000000110000001100:CLK
>11111100000000000000000011111111:D
>XX1111111100001111000000001111:Q
>XX0000000011110000111111110000:Qbar

sff.a1 (anomaly for phi1)
>001111111100000000111111110000:PRESET
>001100000011000000110000001100:CLK
>00000000000000001111111111111111:D
>XX1111111100000000111111111111:Q
>XX1100000011111111000000000000:Qbar

sff.a2 (anomaly for phi2)
>0000001111111100000000111111110000:PRESET
>0011000000110000001100000011000000:CLK
>0000000000000000111111111111111111:D
>XX00001111111111111111111111111111:Q
>XX11110000110000000000000000000000:Qbar

muxff.mag
>011000000110000001100000011000000110:CLK
>0000000000000011111111111111110000000:S
>1111100000000011111111000000001111111:D0
>00000111111100000000111111110000000:D1
>X11111110000000000000000011111111111:Q
>X00000000111111111111111100000000000:Qbar

rsmuxff.mag
>0011000000000000000000000000000000000000:PRESET
>00000011000000110000001100000011000000110:CLK
>0000000000000000000011111111111111110000000:S
>11111111110000000011111111000000001111111:D0
>00000000001111111100000000111111110000000:D1
>XX000011111111000000000000000011111111111:Q
>XX111100000000111111111111111100000000000:Qbar

Shift:

muxshift.mag
>011000000110000001100000011000000110:CLKM
>000001100000011000000110000001100000:CLKS
>0000000000000011111111111111110000000:S
>11111000000001111111100000001111111:shiftin0
>000001111111100000000111111110000000:D1
>X11111111000000000000000011111111111:QM
>X00000000111111111111111100000000000:QMbar
>XXXXX1111111100000000000000001111111:QS
>XXXXX0000000011111111111111110000000:QSbar

```
rshift.mag
>011000000110000001100000011000000110:CLKM
>000001100000011000000110000001100000:CLKS
>000000000000011000000000000001100000:PRESET
>11111111111111111111111100000000111111:shiftin
>X111111111111000011111111000000001111:QM
>X0000000000001111000000001111111000:QMbar
>XXXXX111111100000000111111110000000:QS
>XXXXX000000001111111100000000111111:QSbar
```

```
sshift.mag
>011000000110000001100000011000000110:CLKM
>000001100000011000000110000001100000:CLKS
>000000000000011000000000000001100000:PRESET
>0000000000000000000000011111111000000:shiftin
>X0000000000001111000000001111111000:QM
>X11111111111100001111111100000000111:QMbar
>XXXXX000000001111111100000000111111:QS
>XXXXX111111110000000011111111000000:QSbar
```

Buffer:

```
buff.mag
>01:A
>10:B
```

7.2 Standard Cell Spice Results (SS)

• Input Vectors

<u>Cell</u>	<u>Case</u>	<u>Output</u>	<u>Rise</u>	<u>Fall</u>	<u>Load</u>
inv.mag	A: 0 -> 1	B		1.25ns	2.50ns
	A: 1 -> 0	B	1.50ns		2.75ns
nand2.mag	AB:11 -> 01	C	2.00ns		3.50ns
	AB:01 -> 11	C		2.50ns	4.00ns
	AB:11 -> 00	C	1.00ns		2.00ns
	AB:00 -> 11	C		2.25ns	4.00ns
nand3.mag	ABC:111 -> 011	D	2.75ns		4.25ns
	ABC:011 -> 111	D		4.75ns	6.75ns
	ABC:111 -> 000	D	1.00ns		2.00ns
	ABC:000 -> 111	D		4.00ns	6.00ns
nor2.mag	AB:10 -> 00	C	3.50ns		5.25ns
	AB:00 -> 10	C		1.75ns	3.00ns
	AB:11 -> 00	C	3.25ns		4.75ns
	AB:00 -> 11	C		1.00ns	2.00ns
nor3.mag	ABC:100 -> 000	D	7.00ns		9.00ns
	ABC:000 -> 100	D		1.50ns	3.00ns
	ABC:111 -> 000	D	5.5ns		7.50ns
	ABC:000 -> 111	D		0.75ns	1.75ns
mux.mag	S: 0 -> 1	Q Qbar	6.75ns	4.00ns	8.00ns 6.00ns
	S: 1 -> 0	Q Qbar	5.00ns	7.50ns	9.00ns 6.75ns

fad.mag (SUMbar)	ABC:111 -> 011	CYbar			
	ABC:011 -> 111	SUMbar	5.50ns		7.25ns
		CYbar			
		SUMbar		4.50ns	6.75ns
	ABC:100 -> 000	CYbar			
	ABC:000 -> 100	SUMbar	8.25ns		10.00ns
	CYbar				
	SUMbar		3.00ns	4.50ns	
	ABC:111 -> 000	CYbar	1.75ns		3.00ns
		SUMbar	6.00ns		7.00ns
	ABC:000 -> 111	CYbar		1.25ns	2.50ns
		SUMbar		2.50ns	5.00ns
(CYbar)	ABC:111 -> 001	CYbar	4.75ns		6.50ns
	ABC:001 -> 111	SUMbar			
		CYbar		1.25ns	2.50ns
		SUMbar			
	ABC:101 -> 001	CYbar	5.00ns		6.75ns
	ABC:001 -> 101	SUMbar		8.25ns	10.00ns
	CYbar		2.75ns	4.50ns	
	SUMbar	7.50ns		9.00ns	
	ABC:110 -> 010	CYbar	4.75ns		6.25ns
		SUMbar		8.25ns	10.00ns
	ABC:010 -> 110	CYbar		3.00ns	4.75ns
		SUMbar	7.00ns		8.75ns
(CPA)	ABC:000 -> 001	CYbar			
		SUMbar		2.75ns	4.25ns
	ABC:001 -> 000	CYbar			
		SUMbar	7.00ns		9.00ns
	ABC:010 -> 011	CYbar		2.25ns	3.75ns
		SUMbar	7.00ns		8.75ns
	ABC:011 -> 010	CYbar	3.50ns		5.25ns
		SUMbar		7.00ns	8.50ns
	ABC:100 -> 101	CYbar		2.50ns	4.00ns
		SUMbar	7.00ns		8.50ns
	ABC:101 -> 100	CYbar	3.50ns		5.00ns
		SUMbar		6.50ns	8.25ns
	ABC:110 -> 111	CYbar			
		SUMbar	4.00ns	6.25ns	
	ABC:111 -> 110	CYbar			
		SUMbar	3.75ns	5.50ns	
inv.fad.mag	A: 0 -> 1	B		1.00ns	2.00ns
	A: 1 -> 0	B	1.25ns		2.25ns

dff.mag	D: 1 CLK: 010	Q Qbar	6.00ns	3.00ns	7.25ns 4.75ns
	D: 0 CLK: 010	Q Qbar	4.00ns	7.00ns	8.5ns 5.75ns
rsff.mag	D: 1 CLK: 010	Q Qbar	8.25ns	3.00ns	9.75ns 4.75ns
	D: 0 CLK: 010	Q Qbar	4.00ns	7.75ns	9.25ns 5.75ns
sff.mag	D: 1 CLK: 010	Q Qbar	6.5ns	3.00ns	8.00ns 4.75ns
	D: 0 CLK: 010	Q Qbar	4.00ns	7.75ns	9.75ns 5.75ns
buff.mag	Vtbuff: 1 -> 0	Vbuff Vend	3.25ns 5.75ns		
	Vtbuff: 0 -> 1	Vbuff Vend		2.25ns 5.50ns	

7.3 Final Esim Results (SS)

• **Case #1** Verifies the smallest result which can be produced

g1 .. g8 = .10000000, eg = 1110
h1 .. h8 = .10000000, eh = 0110

<u>Unit</u>	<u>Value</u>	<u>Outputs</u>	<u>True</u>	<u>Delta</u>
align	ec	1000	1000	none
	es	0000	0000	none
	xj	0.00000000	0.00000000	none
	yj	0.10000000	0.10000000	none
sos	Z	0.01000000	0.01000000	none
sqr	D	0.10000001	0.10000000	.00000001
div	C	0.11111111 * 21000	0.00000000	none
	S	0.11111111 * 20000	1.00000000	-.00000001

• **Case #2** Verifies the largest result which can be produced

g1 .. g8 = .11111111, eg = 0000
h1 .. h8 = .11111111, eh = 0000

<u>Unit</u>	<u>Value</u>	<u>Outputs</u>	<u>True</u>	<u>Delta</u>
align	ec	0000	0000	none
	es	0000	0000	none
	xj	0.11111111	0.11111111	none
	yj	0.11111111	0.11111111	none
sos	Z	1.11111011	1.11111100	-.00000001
sqr	D	1.01101001	1.01101000	.00000001
div	C	0.10110101 * 20000	0.10110101	none
	S	0.10110101 * 20000	0.10110101	none

• **Case #3**

g1 .. g8 = .10101010, eg = 1110
h1 .. h8 = .10101010, eh = 0110

<u>Unit</u>	<u>Value</u>	<u>Outputs</u>	<u>True</u>	<u>Delta</u>
align	ec	1000	1000	none
	es	0000	0000	none
	xj	0.00000000	0.00000000	none
	yj	0.10101010	0.10101010	none
sos	Z	0.01110000	0.01110000	none
sqr	D	0.10101010	0.10101010	none
div	C	0.11111111 * 21000	0.00000000	none
	S	0.11111111 * 20000	1.00000000	-.00000001

• Case #4

g1 .. g8 = .11111111, eg = 1110
 h1 .. h8 = .11111111, eh = 0110

<u>Unit</u>	<u>Value</u>	<u>Outputs</u>	<u>True</u>	<u>Delta</u>
align	ec	1000	1000	none
	es	0000	0000	none
	xj	0.00000000	0.00000000	none
	yj	0.11111111	0.11111111	none
sos	Z	0.11111101	0.11111110	-.00000001
sqr	D	0.11111111	0.11111111	none
div	C	1.00000000 * 21000	0.00000000	.00000001
	S	1.00000000 * 20000	1.00000000	none

• Case #5

g1 .. g8 = .10101010, eg = 0000
 h1 .. h8 = .10101010, eh = 0000

<u>Unit</u>	<u>Value</u>	<u>Outputs</u>	<u>True</u>	<u>Delta</u>
align	ec	0000	0000	none
	es	0000	0000	none
	xj	0.10101010	0.10101010	none
	yj	0.10101010	0.10101010	none
sos	Z	0.11100001	0.11100001	none
sqr	D	0.11110001	0.11110000	.00000001
div	C	0.10110101 * 20000	0.10110101	none
	S	0.10110101 * 20000	0.10110101	none

• Case #6

g1 .. g8 = .10101010, eg = 0110
 h1 .. h8 = .10101010, eh = 0010

<u>Unit</u>	<u>Value</u>	<u>Outputs</u>	<u>True</u>	<u>Delta</u>
align	ec	0000	0000	none
	es	1100	1100	none
	xj	0.10101010	0.10101010	none
	yj	0.00001010	0.00001010	none
sos	Z	0.01110001	0.01110001	none
sqr	D	0.10101011	0.10101010	.00000001
div	C	0.11111111 * 20000	0.11111111	none
	S	0.11111111 * 21100	0.00001111	none

• **Case #7**

g1 .. g8 = .11111111, eg = 0110
 h1 .. h8 = .11111111, eh = 0010

<u>Unit</u>	<u>Value</u>	<u>Outputs</u>	<u>True</u>	<u>Delta</u>
align	ec	0000	0000	none
	es	1100	1100	none
	xj	0.11111111	0.11111111	none
	yj	0.00001111	0.00001111	none
sos	Z	0.11111110	0.11111110	none
sqr	D	0.11111111	0.11111111	none
div	C	0.11111111 * 20000	0.11111111	none
	S	0.11111111 * 21100	0.00001111	none

• **Case #8**

g1 .. g8 = .11111111, eg = 0000
 h1 .. h8 = .10101010, eh = 0000

<u>Unit</u>	<u>Value</u>	<u>Outputs</u>	<u>True</u>	<u>Delta</u>
align	ec	0000	0000	none
	es	0000	0000	none
	xj	0.11111111	0.11111111	none
	yj	0.10101010	0.10101010	none
sos	Z	1.01101110	1.01101110	none
sqr	D	1.00110011	1.00110010	.00000001
div	C	0.11010101 * 20000	0.11010101	none
	S	0.10001110 * 20000	0.10001110	none

• **Case #9**

g1 .. g8 = .11001100, eg = 1110
 h1 .. h8 = .10101010, eh = 1101

<u>Unit</u>	<u>Value</u>	<u>Outputs</u>	<u>True</u>	<u>Delta</u>
align	ec	0000	0000	none
	es	1111	1111	none
div	C	0.11101100 * 20000	0.11101100	none
	S	0.11000100 * 21111	0.01100010	none

• Case #10

g1 .. g8 = .11101010, eg = 1111
 h1 .. h8 = .10111111, eh = 0000

<u>Unit</u>	<u>Value</u>	<u>Outputs</u>	<u>True</u>	<u>Delta</u>
align	ec	1111	1111	none
	es	0000	0000	none
div	C	1.00001011 * 21111	0.10000101	none
	S	0.11011010 * 20000	0.11011010	none

• Case #11

g1 .. g8 = .11011001, eg = 0010
 h1 .. h8 = .10101010, eh = 0011

<u>Unit</u>	<u>Value</u>	<u>Outputs</u>	<u>True</u>	<u>Delta</u>
align	ec	1111	1111	none
	es	0000	0000	none
div	C	1.00010011 * 21111	0.10001001	none
	S	0.11010111 * 20000	0.11011000	-.00000001

• Case #12

g1 .. g8 = .10001111, eg = 1000
 h1 .. h8 = .11101010, eh = 1001

<u>Unit</u>	<u>Value</u>	<u>Outputs</u>	<u>True</u>	<u>Delta</u>
align	ec	1111	1111	none
	es	0000	0000	none
div	C	0.10010101 * 21111	0.01001010	none
	S	0.11110100 * 20000	0.11110100	none

7.4 Final Spice Results (SS)

Critical Paths

<u>Unit</u>	<u>Phase</u>	<u>Cells</u>	<u>Description</u>
Alignment	Ø1 -> Ø2	1 buff 1 muxff - Q output 4-bit cpa - 3 CYbar (A/B simultaneous from Q/Qbar of muxff, C fixed at right end), 1 SUMbar (A/B simultaneous from same, C = carry in from previous)	initial computation of ediff = (eg - eh) ; all subsequent computations during countup/countdown to 0
	Ø2 -> Ø1	1 buff 1 dff 1 nor2 1 nand2 1 nand3 1 nand2 1 inv	0-detection and generation of clock enables which are ANDed with Ø2 to produce ediffclk/etempclk
Sum-of-Squares	Ø1 -> Ø2	1 buff 1 rsff - Q output 2-bit cpa - 1 CYbar (A/B simultaneous from Q/Qbar of rsff, C fixed at right end), 1 SUMbar (A/B simultaneous from same, C = carry in from previous)	2-1 reduction of <i>W-latch.ps</i> , <i>W-latch.sc</i> forming z(j)
	Ø2 -> Ø1	1 buff 1 nand2 1 inv 1 rsff - Q output 2 nor2 2 fad - 1 SUMbar (A fixed, B/C simultaneous from nor2), 1 SUMbar (A fixed, B from CYbar, C from SUMbar of above fad)	generation of X[j] and Y[j] , formation of Qx(j) and Qy(j) , and 4-2 reduction to form W[j] above <i>W-latch.ps/W-latch.sc</i>
Square-Root	Ø1 -> Ø2	1 buff 1 nor2 1 inv 1 rsmuxff - Q output 1 nor2 1 mux 1 nor3 1 nor2 2 fad - 1 SUMbar (A/B fixed, C from nor2), 1 SUMbar (A fixed, B from CYbar, C from SUMbar of above fad)	generation of D[j] and Dstar[j] , formation of Qd , and 4-2 reduction to form R[j] in <i>R-latch.ps/R-latch.sc</i>

<u>Unit</u>	<u>Phase</u>	<u>Cells</u>	<u>Description</u>
Square-Root (continued)	Ø2 -> Ø1	1 buff 1 rsff - Q output 2 buff 7-bit cpa - 1 CYbar (A/B from rsff, C from sos), 1 CYbar (A fixed, B from CYbar previous/above fad, C from SUMbar of above fad), 4 CYbar (A/B fixed, C = carry in at right end), 1 SUMbar (A/B fixed, C = carry in) 1 inv.fad 1 nand2 1 nor2	3-2 reduction of <i>R-latch.ps</i> , <i>R-latch.sc</i> , and <i>z-latch</i> , followed by 2-1 reduction and selection to determine <i>d(j)</i>
Division	Ø1 -> Ø2	1 buff 1 rsff - Qbar output 2 buff 1 mux 1 nand2 1 fad (A/B fixed, C from nand2)	Latching of <i>s-latch</i> , feedback routing to <i>Qd-multiplex</i> and its circuitry, followed by 3-2 reduction of <i>W-latch.ps</i> , <i>W-latch.sc</i> , and <i>Qd</i> to form <i>P[j]</i> in <i>P-latch.ps</i> / <i>P-latch.sc</i>
	Ø2 -> Ø1	1 buff 1 rsff - Q output 2 buff 6-bit cpa - 1 CYbar (A/B from FF's, C = carry in), 3 CYbar (A fixed, B = CYbar from previous/above fad, C = SUMbar from above fad), 1 SUMbar (same). Note that the leftmost bit position is not in the critical path! 1 inv.fad 1 nor2 1 nand2 1 nand2	3-2 reduction of <i>P-latch.ps</i> , <i>P-latch.sc</i> , and <i>Qsign</i> , followed by 2-1 reduction and selection to determine <i>s(j)</i>

• **Cycle Time Estimation (Derived from Spice Simulation of Critical Paths)**

$$\begin{aligned}
 \text{Cycle Time} &= \text{Time required by the critical path in the } \text{Ø1} \rightarrow \text{Ø2} \text{ half-cycle, } + \\
 &\quad \text{Time required by the critical path in the } \text{Ø2} \rightarrow \text{Ø1} \text{ half-cycle} \\
 &= \text{Time required by the Square-Root Unit in the } \text{Ø1} \rightarrow \text{Ø2} \text{ half-cycle, } + \\
 &\quad \text{Time required by the Square-Root Unit in the } \text{Ø2} \rightarrow \text{Ø1} \text{ half-cycle} \\
 &= 50 \text{ nanoseconds} + 55 \text{ nanoseconds} \\
 &= 105 \text{ nanoseconds, which corresponds to } 1000/105 \text{ or } 9.5 \text{ megahertz}
 \end{aligned}$$